INTEL CORP. 3065 Bowers Avenue, Santa Clara, California 95051 • (408) 246-7501

## MCS"-4 Assembly Language Programming Manual

PRELIMINARY EDITION

-     - TARMME OFECOTNTENTTS - -

The INTELLEC 4 Microcomputer System Programming ManualPAGE NO.
1.0 INTRODUCTION ..... 1-1
2.0 COMPUTER ORGANIZATION ..... 2-1
2.1 WORKI NG REGI STERS (INDEX REGISTERS) ..... 2-2
2.2 THE ACCUMULATOR ..... 2-3
2.3 MEMORIES ..... 2-3
2.3.1 READ-ONLY MEMORY ..... 2-3
2.3.2 PROGRAM RANDOM ACCESS MEMORY ..... 2-4
2.3.3 DATA RANDOM ACCESS MEMORY ..... 2-5
2.4 THE STACK ..... 2-7
2.5 INPUT/OUTPUT ..... 2-9
2. 6 COMPUTER PROGRAM REPRESENTATION IN MEMORY ..... 2-10
2.7 MEMORY ADDRESSING ..... 2-13
2.7.1 DIRECT ADDRESSING ..... 2-13
2.7.2 SAME PAGE ADDRESSING ..... 2-14
2.7.3 INDIRECT ADDRESSING ..... 2-15
2.7.4 IMMEDIATE ADDRESSING ..... 2-16
2.7.5 PROGRAM RAM ADDRESSING ..... 2-16
2.7.6 DATA RAM ADDRESSING ..... 2-16
2.7.7 SUBROUTINES AND USE OF THE STACK FOR ADDRESSING ..... 2-17
2.8 CARRY BIT ..... 2-20
3.0 THE 4004 INSTRUCTION SET ..... 3-1
3.1 ASSEMBLY LANGUAGE ..... 3-1
3.1.1 HOW ASSEMBLY LANGUAGE IS USED ..... 3-1
3.1.2 STATEMENT MNEMONICS ..... 3-4

- $\mathbb{T A B L E} \mathbb{A} \mathbb{A} \mathbb{C} \mathbb{C D} \mathbb{I} \mathbb{E} \mathbb{N} T \mathbb{S}$ - - (Continued)

The INTELLEC 4 Microcomputer System Programming Manual

PAGE No.
3.1.3 LABEL FIELD . . . . . . . . . . . . . . . . 3-5
3.1.4 CODE FIELD . . . . . . . . . . . . . . . 3-6
3.1.5 OPERAND FIELD . . . . . . . . . . . . . . 3-7
3.1.6 COMMENT FIELD . . . . . . . . . . . 3-11
3.2 DATA STATEMENTS . . . . . . . . . . . . . . . . 3-12
3.2.1 TWO'S COMPLEMENT . . . . . . . . . . . 3-12
3.2.2 CONSTANT DATA . . . . . . . . . . . 3-15
3.3 INDEX REGISTER INSTRUCTIONS . . . . . . . . 3-16
3.3.1 INC INCREMENT REGISTER . . . . . . 3-17
3.3.2 FIN FETCH INDIRECT . . . . . . . . . . 3-18
3.4. INDEX REGISTER TO ACCUMULATOR INSTRUCTIONS. 3-20
$\begin{array}{ll}\text { 3.4.1 ADD ADD REGISTER TO ACCUMULATOR } \\ & \text { WITH CARRY . . . . . . . . . }\end{array}$
$\begin{array}{lll}\text { 3.4.2 SUB } & \text { SUBTRACT REGISTER FROM ACCUM- } \\ & \text { ULATOR WITH BORROW . . . . . . } & 3-22\end{array}$
3.4.3 LD LOAD ACCUMULATOR . . . . . . . . 3-24
$\begin{array}{lll}\text { 3.4.4 } \mathrm{XCH} & \text { EXCHANGE REGISTER AND ACCUM- } & \\ & \text { ULATOR . . . . . . . . . . }\end{array}$
3.5 ACCUMULATOR INSTRUCTIONS . . . . . . . . . . 3-26
3.5.1 CLB CLEAR BOTH . . . . . . . . . . . 3-27
3.5.2 CLC CLEAR CARRY . . . . . . . . . . . . 3-27
3.5.3 IAC INCREMENT ACCUMULATOR . . . . 3-28
3.5.4 CMC COMPLEMENT CARRY . . . . . . . . 3-29
3.5.5 CMA COMPLEMENT ACCUMULATOR . . . 3-29
$\begin{array}{ll}\text { 3.5.6 RAL ROTATE ACCUM ULATOR LEFT } \\ & \text { THROUGH CARRY . . . . . . . . }\end{array}$
3.5.7 RAR ROTATE ACCUMULATOR RIGHT THROUGH CARRY . . . . . . . . . . 3-31
3.5.8 TCC TRANSMIT CARRY AND CLEAR . . . . 3-32
3.5.9 DAC DECREMENT ACCUMULATOR . . . . 3-32

## - TABLE OF CONTENTS -- (Continued)

The INTELLEC 4 Microcomputer System Programming Manual
3.5.10 TCS TRANSFER CARRY SUBTRACT ..... 3-33
3.5.11 STC SET CARRY ..... 3-34
3.5.12 DAA DECIMAL ADJUST ACCUMULATOR . ..... 3-34
3.5.13 KBP KEYBOARD PROCESS ..... 3-35
3.6 IMMEDIATE INSTRUCTIONS ..... 3-36
3.6.1 FIM FETCH IMMEDIATE ..... 3-36
3.6.2 LDM LOAD ACCUMULATOR ..... 3-37
3.7 TRANSFER OF CONTROL INSTRUCTIONS ..... 3-38
3.7.1 JUN JUMP UNCONDITIONALLY ..... 3-38
3.7.2 JIN JUMP INDIRECT ..... 3-40
3.7.3 JCN JUMP ON CONDITION ..... 3-41
3.7.4 ISZ INCREMENT AND SKIP IF ZERO ..... 3-43
3.8 SUBROUTINE LINKAGE COMMANDS ..... 3-45
3.8.1 JMS JUMP TO SUBROUTINE ..... 3-45
3.8.2 BBL BRANCH BACK AND LOAD ..... 3-4.6
3.9 NOP INSTRUCTION NO OPERATION ..... 3-48
3.10 MEMORY SELECTION INSTRUCTIONS ..... 3-48
3.10.1 DCL DESIGNATE COMMAND LINE ..... 3-48
3.10.2 SRC SEND REGISTER CONTROL ..... 3-50
3.11 INPUT/OUTPUT RAM INSTRUCTIONS ..... 3-53
3.11.1 RDM READ DATA RAM DATA CHARACTER ..... 3-54
3.11.2 RDn READ DATA RAM STATUS CHARACTER ..... 3-54
3.11.3 RDR READ ROM PORT ..... 3-55
3.11.4 WRM WRITE DATA RAM CHARACTER ..... 3-56
3.11.5 WRn WRITE DATA RAM STATUS CHARACTER ..... 3-57
3.11.6 WMP WRITF RANI PORT ..... 3-58

The INTELLEC 4 Microcomputer System Programming Manual
PAGE No.
3.11.7 WRR WRITE ROM PORT ..... 3-59
3.11.8 ADM ADD DATA RAM TO ACCUMULATOR WITH CARRY ..... 3-60
3.11.9 SBM SUBTRACT DATA RAM FROM MEMORY WITH BORROW ..... 3-61
3.11.10 WPM WRITE PROGRAM RAM ..... 3-62
3.12 PSEUDO INSTRUCTION ..... 3-65
3.12.1 EQUATE FUNCTION ..... 3-65
3.12.2 ORIGIN FUNCTION ..... 3-66
4.0 PROGRAMMING TECHNIQUES ..... 4-1
4.1 CROSSING PAGE BOUNDARIES ..... 4-1
4.2 SUBROUTINES ..... 4-3
4.3 BRANCH TABLE PSEUDOSUBROUTINE ..... 4-5
4.4 LOGICAL OPERATIONS ..... 4-8
4.4.1 LOGICAL "AND" ..... 4-8
4.4.2 LOGICAL "OR" ..... 4-9
4.4.3 LOGICAL "XOR" EXCLUSIVE-OR ..... 4-11
4.5 MULTI-DIGIT ADDITION ..... 4-13
4.6 MULTI-DIGIT SUBTRACTION ..... 4-15
4.7 DECIMAL ADDITION ..... 4-18
4.8 DECIMAL SUBTRACTION . ..... 4-20
4.9 FLOATING POINT NUMBERS ..... 4-24
APPENDIX "A" INSTRUCTION SUMMARY ..... A-1
APPENDIX "B" INSTRUCTION MACHINE CODES ..... B-1
APPENDIX "C" ASCII TABLES ..... C-1APPENDIX "D" BINARY-DECIMAL-HEXADECIMAL CONVERSION
TABLES ..... D-1

Address Al2 bit number assigned to a read-only-memory or program random-access memory location corresponding to its sequential position.

Bit The smallest unit of information which can be represented. (A bit may be in one of two states, 0 or l).

Byte A group of 8 contiguous bits occupying a single memory location.
Character A group of 4 contiguous bits of data.
Instruction The smallest single operation that the computer can be directed to execute.

Object A program which can be loaded directly into the computer's memory Program and which requires no alteration before execution. An object program is usually on paper tape, and is produced by assembling a source program. Instructions are represented by binary machine code in an object program.

Program A sequence of instructions which, taken as a group, allow the computer to accomplish a desired task.

Source A program which is readable by a programmer but which must be Program transformed into object program format before it can be loaded into the computer and executed. Instructions in an assembly language source program are represented by their assembly language mnemonic.

System A program written to help in the process of creating user programs.
Program
User A program written by the user to make the computer perform any
Program desired task.
nnnB nnn represents a number in binary format.
$\mathrm{nnnH} \quad \mathrm{nnn}$ represents a number in hexadecimal format.

Note: All numbers in this manual are assumed to be decimal unless otherwise specified.


A representation of a byte in memory. Bits which are fixed as 0 or 1 are indicated by 0 or l; bits which may be either 0 or 1 in different circumstances are represented by letters; thus RP represents a three-bit field which contains one of the eight possible combinations of zeroes and ones.

This manual has been written to help the reader program the INTEL 4004 microcomputer in assembly language, and to show how it is economical and practical to do so. Accordingly, this manual assumes that the reader has a good understanding of logic, but may be unfamiliar with programming concepts.

For those readers who do understand programming concepts, several features of the INTEL 4004 microcomputer are described below. They include:

- 4 bit parallel CPU on a single chip.
- 46 instructions, including conditional branching, subroutine capability, and binary and decimal arithmetic modes.
- Direct addressing for 32,768 bits of read-only memory, 5120 bits of data random-access memory and 32,768 bits of program random-access memory.
- Sixteen 4-bit index registers and a three 12-bit register stack.

INTEL 4004 microcomputer users will have widely differing programming needs. Some users may wish to write a few short programs, while other users may have extensive programming requirements.

For the user with limited programming needs, two system programs resident on the INTELLEC 4 (Intel's development system for the MCS-4 microcomputer) are provided; they are an Assembler and a System Monitor. Use of the INTELLEC 4 and its system programs is described in the INTELLEC 4 Operator's Manual.

For the user with extensive programming needs, cross assemblers are available which allow programs to be generated on a computer having a FORTRAN compiler whose word size is 32 bits or greater, limiting INTELLEC 4 use to final checkout of programs only.

This section provides the programmer with a functional overview of the 4004 computer. Information is presented in this section at a level that provides a programmer with necessary background in order to write efficient programs.

To the programmer, the computer is represented as consisting of the following parts:
(1) Sixteen working registers which serve as temporary storage for data, and provide the means for addressing memory.
(2) The accumulator, in which data is processed.
(3) Memories, which may hold program instructions or data (or sometimes both), and which must be addressed location by location in order to access stored information.
(4) The stack, which is a device used to facilitate execution of subroutines, as described later in this section.
(5) Input/Output, which is the interface between a program and the outside world.

The 4004 provides the programmer with sixteen 4 -bit registers. These may be referenced individually by the integers 0 through 15 , or as 8 register pairs by the even integers from 0 through 14. The register pairs may also be referenced by the symbols 0 P through 7P. These correspondences are shown as follows:

INDIVIDUAL REGISTER REFERENCE


REGISTER PAIR REFERENCE

| Register Pair 0 or 0P $\longrightarrow$ | 0 | 1 |
| :---: | :---: | :---: |
| Register Pair 2 or 1P $\longrightarrow$ | 2 | 3 |
| Register Pair 4 or 2P $\longrightarrow$ | 4 | 5 |
| Register Pair 6 or 3P $\longrightarrow$ | 6 | 7 |
| Register Pair 8 or 4P $\longrightarrow$ | 8 | 9 |
| Register Pair 10 or 5P $\longrightarrow$ | 10 | 11 |
| Register Pair 12 or 6P $\longrightarrow$ | 12 | 13 |
| Register Pair 14 or 7P $\longrightarrow$ | 14 | 15 |

### 2.2 THE ACCUMULATOR

The accumulator is a special 4-bit register in which data may be transformed by program instructions.

### 2.3 MEMORIES

The 4004 can be used with three different types of memory which have different organizations and characteristics, and are used for different purposes. These are described below.

### 2.3.1 READ-ONLY MEMORY

Read-only memory (ROM) is used for storing program instructions and constant data which is never changed by the program. This is because the program can read locations in ROM, but can never alter (write) ROM locations.

ROM may be visualized as in Figure 2-1, as a sequence of bytes, each of which may store 8 bits (two hexadecimal digits). Up to 4096 bytes of ROM may be present, and an individual byte is addressed by its sequential number between 0 and 4095.

ROM is further divided into pages, each of which contains 256 bytes. Thus locations 0 through 255 comprise page 0 of ROM, location 256 through 511 comprise page 1 and so on.

DECIMAL ADDRESS

0
--
255
256
.
-

511
3840
-
-
4095

HEXADECIMAL
ADDRESS

PAGE 0

PAGE I

PAGE 15

FIG URE 2-1.
ROM ORGANIZATION

As described in Section 3, certain instructions function differently when located in the last byte (or bytes) of a page than when located elsewhere.

### 2.3.2 PROGRAM RANDOM ACCESS MEMORY

Program random access memory (RAM) is organized exactly like ROM. 4096 locations are always available, which are used to hold program instructions or data. Unlike ROM, however, program RAM locations can be altered by program instructions.

### 2.3.3 DATA RANDOM ACCESS MEMORY

As its name implies, data random access memory (DATA RAM) is used for the temporary storage of data by programs.

Figures 2-2 and 2-3 show how this memory is addressed:


FIG URE 2-2.
DATA RAM BANK ORGANIZATION.


FIG URE 2-3.
DATA RAM CHIP 0 ORGANIZATION

In order to address a 4 bit character of DATA RAM, the programmer first uses a "DCL" instruction as described in Section 3.10.1 to choose one of a maximum of eight DATA RAM BANKS. An eight bit address is then sent via an "SRC" instruction as described in Section 3.10,2 which chooses one of four DATA RAM CHIPS within the DATA RAM BANK, one of four 16 -character DATA RAM REGISTERS within the DATA RAM CHIP, and one of 164 -bit characters within the DATA RAM REGISTER. Within any particular DATA RAM BANK, then, addresses $0-63$ indicate which of the 64 directly addressable characters of DATA RAM CHIP 0 is to be addressed. Addresses 64-127 correspond to the characters of CHIP 1, addresses 128-191 correspond to CHIP 2, and addresses 192-255 correspond to CHIP 3.

In addition, each DATA RAM REGISTER has four 4-bit STATUS characters associated with it. These status characters may be read and written like the data characters, but are accessed by special instructions as described in Section 3.

## 2.4

 THE STACKThe stack consists of three 12 -bit registers used to hold addresses of program instructions. Since programs are always run in ROM or program RAM, the stack registers will always refer to ROM locations or program RAM locations.

Stack operations consist of writing an address to the stack, and reading an address from the stack. In order to understand these operations, it may be helpful to visualize the stack as three registers on the surface of a cylinder, as shown below:


Each stack register is adjacent to the other two stack registers. The 4004 keeps a pointer to the next stack register available.

## Writing An Address To The Stack:

To perform a stack write operation;
(1) The address is written into the register indicated by the pointer.
(2) The pointer is advanced to the next sequential register.

Any register may be used to hold the first address written to the stack. More than three addresses may be written to the stack; however, this will cause a corresponding number of previously stored addresses to be overwritten and lost. This is illustrated in Figure 2-4.

| After 2 Writes | After 3 Writes | After 4 Writes |
| :---: | :---: | :---: |
| a | a | a |
| b | a | c |
|  | b | b |
|  | c |  |
|  | c |  |

```
a, b, c, d represent any 4 memory addresses.
~__ represents the stack pointer.
```

FIG URE 2-4.

## STACK WRITE OPERATIONS

Storing the fourth address (d) overwrites the first address stored (a).

Reading An Address From The Stack:
To perform a stack read operation;
(1) The pointer is backed up one register.
(2) The memory address indicated by the pointer is read.

The address read remains in the stack undisturbed. Thus, if 4 addresses are written to the stack and then three reads are performed, the stack will appear as in Figure 2-5.

FIGURE 2-5. STACK READ OPERATIONS.

Section 2.7.7 describes how the stack is used by programs.

### 2.5 INPUT/OUTPUT

Programs communicate with the outside world via 4 -bit input or output ports. The operation of these ports is controlled by special I/O instructions described in Section 3.

These ports are physically located on the same devices which hold ROMs and DATA RAMs; therefore, they are referred to as ROM ports or RAM ports. These are totally separate from the instruction or data locations provided in ROM or RAM, and should not be confused with them. The ports associated with RAMs may be used only for output.

### 2.6 COMPUTER PROGRAM REPRESENTATION IN MEMORY

A computer program consists of a sequence of instructions. Each instruction performs an elementary operation such as the movement of data, an arithmetic operation on data, or a change in instruction execution sequence. Instructions are described individually in Section 3.

A program will be stored in Read-Only Memory or Program Random Access Memory. It will appear as a sequence of hexadecimal digits which represent the instructions of the program. The memory address of the instruction being executed is recorded in a l2-bit register called the Program Counter, and thus it is possible to track a program as it is being executed. After each instruction is executed, the program counter is advanced to the address of the next instruction. Program execution proceeds sequentially unless a transfer-of-control instruction (jump or skip) is executed, which causes the program counter to be set to a specified address. Execution then continues sequentially from this new address in memory.

Upon examining the contents of a ROM or program RAM memory location, there is no way of telling whether a byte contains an encoded instruction or constant data. For example, the hexadecimal code F2 has been selected to represent the instruction IAC (increment accumulator). Thus, the hex value F2 stored in a memory byte could represent either the instruction IAC or the hex data value F2.

It is up to the programmer to insure that data is not misinterpreted as an instruction code, but this is simply done as follows:

Every program has a starting memory address, which is the memory address of the location holding the first instruction to be executed. Just before the first instruction is executed, the program counter will automatically be set to this address, and this procedure will be repeated for every instruction in the program. 4004 instructions may require 8 or 16 bits for their encoding; in each case the program counter is set to the corresponding address as shown in Figure 2-6.


FIG URE 2-6.
PROGRAM COUNTER CONTENTS AS INSTRUCTIONS ARE EXECUTED.

In order to avoid errors, the programmer must be sure that a byte of constant data does not follow an instruction when another instruction is expected. Referring to Figure 2-6, an instruction is expected in location 13 FH , since instruction 4 is to be executed after instruction 3. If location 13 FH held constant data, the program would not execute correctly. Therefore, when writing a program, do not place constant data in between adjacent instructions that are to be executed consecutively.

A class of instructions (referred to as transfer-of-control instructions) cause program execution to branch to an instruction other than the next sequential instruction. The memory address specified by the transfer of control instruction must be the address of another instruction; if it is the address of a memory location holding data, the program will not execute correctly. For example, referring to Figure 2-6, suppose instruction 2 specifies a jump to location 140 H , and instructions 3 and 4 were replaced by data. Then following execution of instruction 2, the program counter would be set to 140 H and the program would execute correctly. But if, in error, instruction 2 were to specify a jump to l3EH, an error would result since this location now holds data. Even if instructions 3 and 4 were not altered, a jump to location 13EH would cause an error, since this is not the first byte of the instruction.

Upon reading Section 3, you will see that it is easy to avoid writing an assembly language program with jump instructions which have erroneous memory addresses. Information on this subject is given here rather to help the programmer who is debugging programs by entering hexadecimal codes directly into program RAM (Programs usually exist in ROM, and therefore cannot be altered in this manner).

By now it will have become apparent that addressing specific memory bytes constitutes an important part of any computer program. There are a number of ways in which this can be done, as described in the following subsections.

### 2.7.1 DIRECT ADDRESSING

With direct addressing, as the name implies, an instruction provides an exact memory address. The following instruction provides an example of direct addressing:
"Jump to location 3 A 2 H "
This instruction is represented by 4 hexadecimal digits in ROM or program RAM. The first digit is a 4 , signifying a jump instruction, while the final 3 digits specify the address.

This instruction would appear in memory as follows:


### 2.7.2 SAME PAGE ADDRESSING

Some instructions supply two hexadecimal digits which replace the lowest 8 bits of the program counter, addressing a ROM or program RAM location on the same page as the instruction being executed. (Two addresses are on the same page if the highest order hexadecimal digit of their addresses are equal. See Section 2.3.1).

The following instruction provides an example of same page addressing:
"Jump on condition 2 to location 3BH of this page."
This instruction would appear in memory as follows:

MEMORY ADDRESS
MEMORY
(Hexadecimal)

30 F
310
:
3A0
3Al
2

The identical encoding 120 FH if located at location 501 H , would cause a jump to memory address 50 FH .

### 2.7.3 INDIRECT ADDRESSING

With indirect addressing, an instruction specifies a register pair which in turn holds an 8 bit value used for same page addressing (Section 2.7.2). Suppose that registers 4 and 5 hold the 4 -bit hexadecimal numbers 1 and $B$, respectively. Then the instruction:
"Jump indirect to contents of register pair 4"
would appear as follows:


The 3 indicates a "jump indirect" instruction; the 5 indicates that the address indicated on this page is held in register pair 4. If register pair 4 had held the hex numbers 3 and C, a jump to location 23 CH would have occurred.

### 2.7.4 IMMEDIATE ADDRESSING

An immediate instruction is one that provides its own data. The following is an example of immediate addressing:
"Load the accumulator with the hexadecimal number 3 ".
This instruction would be coded in memory as follows:


The digit $D$ signifies a "load accumulator immediate" instruction; the digit 3 is the number to be loaded.

### 2.7.5 PROGRAM RAM ADDRESSING

When a program stores an 8 bit value into a program RAM location a special sequence of instructions must be used as described in Section 3.11.10 (the WPM instruction).

### 2.7.6 DATA RAM ADDRESSING

To address a location in DATA RAM, the DCL and SRC instructions must be used as described in Sections 2.3.3, 3.10.1, and 3.10.2. When the DCL has chosen a specific DATA RAM bank, the address of the specific character is held in a register pair accessed by the SRC instruction.

### 2.7.7 SUBROUTINES AND USE OF THE STACK FOR ADDRESSING

Before understanding the purpose or effectiveness of the stack, it is necessary to understand the concept of a subroutine.

Consider a frequently used operation such as addition. The 4004 provides instructions to add one character of data to another, but what if you wish to add numbers outside the range of 0 to 15 (the range of one character)? Such addition will require a number of instructions to be executed in sequence. It is quite possible that this addition routine may be required many times within one program; to repeat the identical code every time it is needed is possible, but very wasteful of memory:


2-17

A more efficient means of accessing the addition routine would be to store it once, and find a way of accessing it when needed:


A frequently accessed routine such as the addition above is called a subroutine, and the 4004 provides instructions that call subroutines and return from subroutines.

When a subroutine is executed, the sequence of events may be depicted as follows:


The arrows indicate the execution sequence.
When the "Call" instruction is executed, the address of the "next" instruction is written to the stack (see Section 2.4), and the subroutine is executed. The last executed instruction of a subroutine will always be a special "Return Instruction", which reads an address from the stack into the program counter, and thus causes program execution to continue at the "Next" instruction as illustrated on the next page.


Since the stack provides three registers, subroutines may be nested up to three deep; for example, the addition subroutine could itself call some other subroutine, and so on. An examination of the sequence of write and read stack operations will show that the return path will always be identical to the call path, even if the same subroutine is called at more than one level; however, an attempt to nest subroutines to a depth of more than 3 will cause the program to fail, since some addresses will have been overwritten.

### 2.8 CARRY BIT

To make programming easier, a carry bit is provided by the 4004 to reflect the results of data operations. The descriptions of individual instructions in Section 3 specify which instructions affect the carry bit and whether the execution of the instruction is dependent in any way on the prior status of the carry bit. The carry bit is "set" if 1 and "reset" if 0 .

Certain data operations can cause an overflow out of the high-order 3-bit. For example, addition of two hexadecimal digits can give rise to an answer that does not fit in one digit:


An operation that results in a carry out of bit 3 will set the carry bit.
An operation that could have resulted in a carry out of bit 3 but did not will reset the carry bit.

## 3.0

This section describes the 4004 assembly language instruction set.
For the reader who understands assembly language, Appendix A provides a complete summary of the 4004 instructions.

For the reader who is not completely familiar with assembly language, this section describes individual instructions with examples and machine code equivalents.

### 3.1 ASSEMBLY LANGUAGE

### 3.1.1 HOW ASSEMBLY LANGUAGE IS USED

Upon examining the contents of read-only memory or program random-access memory, a program would appear as a sequence of hexadecimal digits which are interpreted by the machine as instruction codes, addresses, or constant data. It is possible to write a program as a sequence of digits (just as they appear in memory), but that is slow and expensive. For example, several instructions reference memory to address another instruction:


The above program operates as follows:

Byte 332 H specifies that the accumulator and carry bit are to be cleared.
Bytes 333 H and 334 H specify that program execution is to continue at location 356 H .
Byte 356 H specifies that register 0 is to be incremented.
Now suppose that an error discovered in the program logic necessitates placing a new instruction after byte 332 H . Program code would have to change as follows:

| HEXADECIMAL <br> MEMORY ADDRESS | OLD CODE | NEW CODE |
| :---: | :---: | :---: |
|  |  |  |
| 332 | F 0 | F0 |
| 333 | 43 | New Instruction |
| 334 | 56 | 43 |
| 335 |  | 57 |
| $\cdot$ |  |  |
| $\cdot$ | 20 |  |
| 354 | FF | 20 |
| 355 | 60 | FF |
| 356 |  | 60 |
| 357 |  |  |

Note that many instructions have been moved and as a result some must be changed to reflect the new addresses of instructions. The potential for making mistakes is very high and is aggravated by the complete unreadability of the program.

Writing programs in assembly language is the first and most significant step towards economical programming; it provides a readable notation for instructions, and separates the programmer from a need to know or specify absolute memory addresses.

Assembly language programs are written as a sequence of instructions which are converted to executable hexadecimal code by a special program called an ASSEMBLER.


FIGURE 3-1.
ASSEMBLER PROGRAM CONVERTS ASSEMBLY LANGUAGE SOURCE PROGRAM TO HEXADECIMAL OBJECT PROGRAM

As illustrated in Figure 3-1, the assembly language program generated by a programmer is called a SOURCE PROGRAM. The assembler converts the SOURCE PROGRAM into an equivalent OBJECT PROGRAM, which consists of a sequence of hexadecimal codes that can be loaded into ROM or program RAM and executed.

For example:

| Source Program | is converted by <br> the Assembler to | One Possible Version of <br> the Object Program |
| :---: | :---: | :---: |
| NOW, | CLB | F0 |
|  | JUN NXT | 4356 |
| $\vdots$ |  | $\vdots$ |
| NXT, |  |  |
| FIM | 0 | 255 |
| INC | 0 | 60 |

Now if a new instruction must be added, only one change is required. Even the reader who is not yet familiar with assembly language will see how simple the addition is:


The assembler takes care of the fact that a new instruction will shift the rest of the program in memory.

### 3.1.2 STATEMENT MNEMONICS

Assembly language instructions must adhere to a fixed set of rules as described in this section. An instruction has four separate and distinct parts or FIELDS.

Field l is the LABEL field. It is the instruction location's label or name, and it is used to reference the instruction.

Field 2 is the CODE field. It defines the operation that is to be performed by the instruction.

Field 3 is the OPERAND field. It provides any address or data information needed by the CODE field.

Field 4 is the COMMENT field. It is present for the programmer's convenience and is ignored by the assembler. The programmer uses comment fields to describe the operation and thus make the program more readable.

The assembler uses free fields; that is, any number of blanks may separate fields.

Before describing each field in detail, here are some general examples:


### 3.1.3 LABEL FIELD

This is an optional field. If present, the first character of a label must be a letter of the alphabet. The remaining characters may be letters or decimal digits. The label field must end with a comma, immediately following the last character of the label. Labels may be any length, but should be unique in the first three characters; the assembler cannot always distinguish between labels whose first three characters are identical. If no label is present, at least one blank must begin the line.

Here are some examples of valid label fields:
CM0, NUL, EGO,

Here are some invalid labels:
4GE, does not begin with a letter.
AGE valid label, but label field does not end with a comma. $A / A, \quad$ contains invalid character.

The following label has more than 3 characters:
STROB
The assembler may not be able to differentiate this label from others beginning with the characters STR.

Since labels serve as instruction addresses, they cannot be duplicated. For example, the sequence:

is ambiguous; the assembler cannot determine which NXT address is referenced by the JUN instruction.

### 3.1.4 CODE FIELD

This field contains a code which identifies the machine operation (add, subtract, jump, etc.) to be performed: hence the term operation code or op-code. The instructions described in Sections 3.3 thru 3.11, are each identified by a mnemonic label which must appear in the code field. For example, since the "jump unconditionally" instruction is identified by the letters "JUN", these letters must appear in the code field to identify the instruction as "jump unconditionally".

There must be at least one space following the code field. Thus:
LAB, JUN AWY
is legal, but:
LAB, JUNAWY
is illegal.

### 3.1.5 OPERAND FIELD

This field contains information used in conjunction with the code field to define precisely the operation to be performed by the instruction. Depending upon the code field, the operand field may be absent or may consist of one item or two items separated by blanks.

There are five types of information [(a) through (e) below] that may be requested as items of an operand field, and the information may be specified in five ways [(1) through (5) below].

The five ways of specifying information are as follows:
(1) A decimal number.

Example:

(2) The current program counter. This is specified as the character '*' and is equal to the address of the first byte of the current instruction.

Example:


If the instruction above is being assembled at location 2l3, it will cause program control to be transferred to address 219.
（3）Labels that have been assigned a decimal number by the assembler． （See Section 3．12．1 for the equate procedure）．

## Example：

Suppose label VAL has been equated to the number 42 ，and ZER has been equated to the number 0 ．Then the following instruc－ tions all load register pair zero with the hexadecimal value 2A（decimal 42）：

（4）Labels that appear in the label field of another instruction．

## Example：

| LABEL | CODE | OPERAND | COMMENT |
| :---: | :---: | :---: | :---: |
| LPI， | JUN | LP2 | ／Jump to instruction at LP2． |
|  | こここ |  |  |
| LP2， | CMA |  |  |

（5）Arithmetic expressions involving data types（1）to（4）above connect－ ed by the operators＋（addition）and－（subtraction）．These operators treat their arguments as 12－bit quantities，and generate 12－bit quantities as their result．If a value is generated which exceeds the number of bits available for it in an instruction，the value is truncated on the left．

For example，if VAL refers to hexadecimal address FFE，the instruction：

## JUN VAL

is encoded as 4FFEH；a 4－bit operation code and 12 bit value．However，the instruction：

JUN VAL＋ 9
will be encoded as 4007 H ，where the value 1007 H has been truncated on the left to 12 bits（three hex digits）giving a value of 007 H ．

Using some or all of the above data specifications, the following five types of information may be requested:
(a) A register to serve as the source or destination in a data operation. Methods 1, 3, or 5 may be used to specify the register, but the specification must finally evaluate to one of the decimal numbers 0 to 15 .

## Example:



Assuming label R4 has been equated to 4 , all the above instructions will increment register 4.
(b) A register pair to serve as the source or destination in a data operation. The specification must evaluate to one of the even decimal numbers from 0 through 14 (corresponding to register pair designators $0 P$ through $7 P$ ).
Example:


Assuming label RG2 has been equated to 2 , all of the above instructions refer to register pair $1 P$ (registers 2 and 3 ).
(c) Immediate data, to be used directly as a data item.

## Example:



DATA could take any of the following forms:
19
$12+72-3$
VAL (where VAL has been equated to a number).
(d) A 12 bit address, or the label of another location in memory.

## Example:

| LABEL | CODE | OPERAND | COMMENT |
| :---: | :---: | :---: | :---: |
| HR, | OUN | OVR | /Jump to instruction at OVR. |
|  | JUN | 513 | /Jump to hex address 201 (decimal 513). |

(e) A condition code for use by the JCN (jump on condition) instruction. This must evaluate to a number from 0 to 15 .

Example:
LABEL CODE OPERAND
JCN 4 LOC
JCN $\quad 2+2$ LOC

The above instructions cause program control to be transferred to address LOC if condition 4 (accumulator zero) is true.

### 3.1.6 COMMENT FIELD

The only rule governing this field is that it must begin with a slash (/). It is terminated by the end of the line.

A comment field may appear alone on a line:

```
LOC, CLB /This is a comment
/This is a comment line
```


### 3.2 DATA STATEMENTS

This section describes ways in which data can be specified in and interpreted by a program. Any 4 bit character in DATA RAM contains one of the 16 possible combinations of zeros and ones.

Arithmetic instructions assume that the DATA RAM characters upon which they operate are in a special format called "two's complement", and the operations performed on these bytes are called "two's complement arithmetic".

### 3.2.1 TWO'S COMPLEMENT

When a character is interpreted as a signed two's complement number, the low order 3 bits supply the magnitude of the number, while the high order bit is interpreted as the sign of the number ( 0 for positive numbers, 1 for negative).

The range of positive numbers that can be represented in signed two's complement notation is, therefore, from 0 to 7:

```
0=0000B
l=0001 B
    :
6 0110B
7 0111B
```

To change the sign of a number represented in two's complement, the following rules are applied:
(a) Invert each bit of the number (producing the so-called one's complement).
(b) Add one to the result, ignoring any carry out of the high order bit position.

Example: Produce the two's complement representation of -6 . Following the rules above,
$+6=0110 \mathrm{~B}$
Invert each bit: 1001 B
Add one : 1010 B

Therefore, the two's complement representation of -6 is the hexadecimal number ' $A$ '. (Note that the sign bit is set, indicating a negative number.)

Example: What is the value of the hexadecimal number ' $C$ ' interpreted as a signed two's complement number? The high order bit is set, indicating that this is a negative number. To obtain its value, again invert each bit and add one. (This is equivalent to subtracting one from the number and inverting each bit).
$\mathrm{CH}=1100 \mathrm{~B}$
Invert each bit : 0011 B
Add one : 0100 B
Thus, the value of CH is -4 .
The range of negative numbers that can be represented in signed two's complement notation is from -1 to -8 .


To perform the subtraction 6-3, the following operations are performed:
Take the two's complement of $3=1101 \mathrm{~B}$
Add the result to the minuend:

$$
\begin{aligned}
6 & =01100 \mathrm{~B} \\
+(-3) & =\frac{1101 \mathrm{~B}}{0011 \mathrm{~B}}=3, \text { the correct answer }
\end{aligned}
$$

When a data character is interpreted as an unsigned two's complement number, its value is considered positive and in the range 0 to 15 .

$$
\begin{aligned}
& 0=0000 \mathrm{~B} \\
& 1=0001 \mathrm{~B} \\
& \text { : } \\
& 7=0111 \mathrm{~B} \\
& 8=1000 \mathrm{~B} \\
& \text { : } \\
& 151111 \text { B }
\end{aligned}
$$

Two's complement arithmetic is still valid. When performing an addition operation, the carry bit is set when the result is greater than 15 . When performing subtraction, the carry bit is set when the result is positive. If the carry bit is reset, the result is negative and present in its two's complement form.

Example: $\quad$ Subtract 3 from 10 using unsigned two's complement arithmetic.


Since the carry bit is set, the result (7) is correct and positive.
Example: Subtract 15 from 12 using unsigned two's complement arithmetic.

$$
\begin{aligned}
& 12=11000 \mathrm{~B} \\
&-15=\begin{array}{lll}
0001 & \mathrm{~B} \\
0 & 101 \mathrm{~B}
\end{array}=-3 \\
& \longrightarrow \text { Carry }=0
\end{aligned}
$$

Since the carry bit is reset, the result is negative and in its two's complement form.

## WHY TWO'S COMPLEMENT?

Using two's complement notation for negative numbers, any subtraction problem becomes a sequence of bit inversions and additions. Therefore, fewer circuits are needed to perform subtraction.

### 3.2.2 CONSTANT DATA

Eight-bit data values can be assembled into ROM or program RAM locations by writing a blank code field and an operand field beginning with a positive number. If the operand is greater than 8 bits, it will be truncated on the left.

Example: Assume that label VAL has been equated to 14 , and the label LOC appears on an instruction assembled at hexadecimal location 34B.

| LABEL CODE |  | OPERAND |  |
| :--- | :--- | :--- | :--- |
|  | ASSEMBLED DATA |  |  |
| Cl, | $0+\mathrm{VAL}$ |  | 0 E |
| C 2, | 4095 | FF |  |
| C 3, | $0+\mathrm{LOC}$ |  | 4 B |

The following are invalid data statements:

| LABEL CODE |  |  |
| :--- | :--- | :--- |
| C 4, <br> C 5, | OPERAND <br> ABC <br> -18 | /Does not begin with a number. <br> /Number is not positive. |

### 3.3 INDEX REGISTER INSTRUCTIONS

This section describes two instructions which involve index registers or register pairs.

These instructions occupy one byte as follows:

FIN:


000 for register pair 0 or 0 P.
001 for register pair 2 or $1 P$. 010 for register pair 4 or 2 P . 011 for register pair 6 or $3 P$. 100 for register pair 8 or 4P. 101 for register pair 10 or 5P. 110 for register pair 12 or 6P. 111 for register pair 14 or 7P.

INC:


0000 for register $0 \quad 1000$ for register 8
0001 for register 11001 for register 9 0010 for register 21010 for register 10 0011 for register $3 \quad 1011$ for register 11 0100 for register $4 \quad 1100$ for register 12
0101 for register 51101 for register 13
0110 for register $6 \quad 1110$ for register 14
0111 for register $7 \quad 1111$ for register 15

### 3.3.1 INC INCREMENT REGISTER

## Format:

## LABEL

CODE OPERAND REG


## Description:

The index register indicated by REG is incremented by one. The carry bit is not affected.

Example: If register 3 contains the number 6, the instruction:
INC 3
will cause register 3 to contain the number 7 .
If register 8 contains the number 15 (1111 binary), the instruction:
INC 8
will cause register 8 to contain 0 , leaving the carry bit unchanged.

### 3.3.2 FIN FETCH INDIRECT

## Format:



## Description:

The contents of registers 0 and 1 are concatenated to form the lower 8 bits of a ROM or program RAM address. The upper 4 bits of the address are assumed equal to the upper 4 bits of the address at which the FIN instruction is located (that is, the address of the FIN instruction and the address referenced by register 0 and lare on the same page). The 8 bits at the designated address are loaded into the register pair specified by RP. The 8 bits at the designated address are unaffected; the contents of registers 0 and 1 are unaffected unless $R P=0$.

The carry bit is not affected.
Example: Suppose a program in memory appears as follows:

| DECIMAL <br> ADDRESS | HEXADECIMAL <br> ADDRESS | INSTRUCTION | ASSEMBLED |
| :---: | :---: | :---: | :---: |
|  |  |  | DATA |
| 603 |  | $25 B$ | 110 |
|  |  |  |  |
|  | $\vdots$ |  | $\vdots$ |
| 681 | $2 A 9$ | FIN 7P |  |

If register 0 contains the hex digit 5 and register 1 contains the hex digit $B$ when the FIN instruction is executed, the 8 bits located at hex address 25 B will be loaded into register pair 7 P . Thus register 14 will contain the hex digit 6 ( 0110 binary) and register 15 will contain the hex digit E(1110 binary).

# If registers 0 and 1 had contained CH and 4 when the FIN was executed, the 8 bits at hex address 2C4 would have been loaded into registers 14 and 15 . <br> NOTE: If a FIN instruction is located in the last location of a page, the upper 4 bits of the designated address will be assumed equal to the upper 4 bits of the next page. 

Thus if the instruction:

```
FIN . 7P
```

is located at decimal address 511 (hex 1 FF ) and registers 0 and 1 contain 3 and CH , the 8 bits at hex address 23 C (not 13C) will be loaded into registers 14 and 15 .

This is dangerous programming practice and should be avoided whenever possible.

### 3.4 INDEX REGISTER TO ACCUMULATOR INSTRUCTIONS

This section describes instructions which involve an operation between an index register and the accumulator. Instructions in this class occupy one byte as follows:


The general assembly language instruction format is:


### 3.4.1 ADD ADD REGISTER TO ACCUMULATOR WITH CARRY

Format:
LABEL


## Description:

The contents of the index register REG plus the contents of the carry bit are added to the accumulator. The result is kept in the accumulator; the contents of REG are unchanged. The carry bit is set if there is a carry out of the highorder bit position, and reset if there is no carry.

Example:
Suppose the accumulator contains 6, register 14 contains 9 , and the carry bit $=0$.

Then the instruction:

$$
\text { ADD } 14
$$

will perform the following operation:


The accumulator contains 15 and the carry bit is reset. If the carry bit had been one at the start of the previous operation, the following would have occurred:


The accumulator would contain 0 , while the carry bit would be set.

### 3.4.2 SUB SUBTRACT REGISTER FROM ACCUMULATOR WITH BORROW

Format:


## Description:

The contents of index register REG are subtracted with borrow from the accumulator. The result is kept in the accumulator; the contents of REG are unchanged. A borrow from the previous subtraction is indicated by the carry bit being equal to one at the beginning of this instruction. If the carry bit equals zero at the beginning of this instruction it is assumed that no borrow occurred from the previous subtraction.

This instruction sets the carry bit if there is no borrow out of the high order bit position, and resets the carry bit if there is a borrow.

The subtract with borrow operation is actually performed by complementing each bit of the contents of REG and adding the resulting value plus the complement of the carry bit to the accumulator.

Note: This instruction may be used to subtract numbers greater than 4 bits in length. The carry bit must be complemented by the program between each required subtraction operation. For an example of this, see Section 4.8.

Example: In order to perform a normal subtraction, the carry bit should $=0$. Suppose the accumulator contains 6 , register 10 contains 2 , and the carry bit $=0$. Then the instruction:

SUB 10
will perform the following operation:

$$
\begin{array}{ll}
\begin{array}{l}
\text { Accumulator } \\
\text { Register } 10=0010 \\
\text { Complemented }
\end{array} & =0110 \mathrm{~B} \\
\text { Complement of carry } & =1101 \mathrm{~B} \\
& \frac{1}{0100 \mathrm{~B}}=\text { Result }=4 \\
&
\end{array}
$$

Had the carry bit been $=1$, the operation would have produced the following:


### 3.4.3 LD LOAD ACCUMULATOR

Format:
LABEL CODE OPERAND


## Description:

The contents of REG are stored into the accumulator, replacing the previous contents of the accumulator. The contents of REG are unchanged. The carry bit is not affected.

Example: If register 12 contains 0100 B , the instruction
LD $\quad 12$
will cause the accumulator also to contain 0100 B .

### 3.4.4 XCH EXCHANGE REGISTER AND ACCUMULATOR

Format:
LABEL


## Description:

The contents of the register specified by REG are exchanged with the contents of the accumulator.

The carry bit is not affected.
Example: If the accumulator contains 1100 B , and register 0 contains 0011 B , then the instruction

$$
\mathrm{XCH} \quad 0
$$

will cause the accumulator to contain 0011 B and register 0 to contain 1100 B .

This section describes instructions which operate only on the contents of the accumulator and/or the carry bit.

Instructions in this class occupy one byte as follows:


The general assembly language instruction format is:

LABEL CODE OPERAND


### 3.5.1 CLB CLEAR BOTH

Format:
LABEL CODE OPERAND


Description:
The accumulator is set to 0000 B , and the carry bit is reset.

### 3.5.2 CLC CLEAR CARRY

Format:
LABEL CODE OPERAND


Description:
The carry bit is reset to 0 .

### 3.5.3 IAC INCREMENT ACCUMULATOR

Format:
LABEL CODE OPERAND


## Description:

The contents of the accumulator are incremented by one. The carry bit is set if there is a carry out of the high order bit position, and reset if there is no carry.

Example: If the accumulator contains 1001 B , the instruction IAC will perform the following operation:

```
Accumulator = 1001B
    + 0001B
    0) 1010B= New contents of accumulator.
    Carry = 0
```

If the accumulator contains 1111 B , the instruction IAC will perform the following operation:

```
Accumulator = 1111B
    + 0001B
    1 0000B = New contents of accumulator.
                        Carry = 1
```

3.5.4 CMC COMPLEMENT CARRY

Format:
LABEL CODE OPERAND


Description:
If the carry bit $=0$, it is set to 1 . If the carry bit is $=1$, it is set to 0 .
3.5.5 CMA COMPLEMENT ACCUMULATOR

## Format:

LABEL CODE OPERAND


## Description:

Each bit of the contents of the accumulator is complemented (producing the socalled one's complement).

The carry bit is not affected.
Example: If the accumulator contains 0110 B , the instruction CMA will cause the accumulator to contain 1001B.

Format:
LABEL CODE OPERAND


## Description:

The contents of the accumulator are rotated one bit position to the left.
The high-order bit of the accumulator replaces the carry bit, while the carry bit replaces the low-order bit of the accumulator.

Example: Suppose the accumulator contains 1101 B , and the carry bit $=0$. Before RAL is executed:


After RAL is executed:


Carry $=1 \quad$ Accumulator
3.5.7 RAR ROTATE ACCUMULATOR RIGHT THROUGH CARRY

Format:


## Description:

The contents of the accumulator are rotated one bit position to the right.
The low-order bit of the accumulator replaces the carry bit, while the carry bit replaces the high-order bit of the accumulator.

Example: Suppose the accumulator contains $0110 B$, and the carry bit $=1$ Before RAR is executed:


After RAR is executed:


Accumulator


Carry $=0$

### 3.5.8 TCC TRANSMIT CARRY AND CLEAR

## Format:



## Description:

If the carry bit $=0$, the accumulator is set to 0000 B . If the carry bit $=1$, the accumulator is set to 0001B. In either case, the carry bit is then reset.

### 3.5.9 DAC DECREMENT ACCUMULATOR

## Format:

LABEL


## Description:

The contents of the accumulator are decremented by one. The carry bit is set if there is no borrow out of the high-order bit position, and reset if there is a borrow.

Example: If the accumulator contains 1001 B, the instruction DAC will perform the following operation:

$$
\begin{array}{ll}
\text { Accumulator } & =1001 \mathrm{~B} \\
+(-1) & =1111 \mathrm{~B} \\
&
\end{array}
$$

If the accumulator contains 0000, the instruction DAC will perform the following:

$$
\begin{array}{ll}
\begin{array}{ll}
\text { Accumulator } \\
+(-1)
\end{array} & =0000 \mathrm{~B} \\
& =1111 \mathrm{~B} \\
&
\end{array}
$$

### 3.5.10 TCS TRANSFER CARRY SUBTRACT

## Format:

LABEL


## Description:

If the carry bit $=0$, the accumulator is set to 9 . If the carry bit $=1$, the accumulator is set to 10 . In either case, the carry bit is then reset.

NOTE: This instruction is used when subtracting decimal numbers greater than 4 bits in length. For an example of this, see Section 4.8.

### 3.5.11 STC SET CARRY

Format:


## Description:

The carry bit is set to 1 .
3.5.12 DAA DECIMAL ADJUST ACCUMULATOR

Format:
LABEL


## Description:

If the contents of the accumulator are greater than 9 , or if the carry bit $=1$, the accumulator is incremented by 6. Otherwise, the accumulator is not affected.

If the result of incrementing the accumulator produces a carry out of the high order bit position, the carry bit is set. Otherwise the carry bit is unaffected (in particular, it is not reset).

NOTE: This instruction is used when adding decimal numbers. For an example of this, see Section 4.7.

$$
3-34
$$

### 3.5.13 KBP KEYBOARD PROCESS

Format:

LABEL CODE OPERAND


## Description:

If the accumulator contains 0000B, it remains unchanged. If one bit of the accumulator is set, the accumulator is set to a number from 1 to 4 indicating which bit was set.

If more than one bit of the accumulator is set, the accumulator is set to 1111B.
This process is summarized as follows:

| BINARY CONTENTS OF <br> ACCUMULATOR BEFORE <br> KBP | BINARY CONTENTS OF <br> ACCUMULATOR AFTER <br> KBP |
| :---: | :---: |
|  |  |
| 0000 | 0000 |
| 0001 | 0001 |
| 0010 | 0010 |
| 0100 | 0011 |
| 1000 | 0100 |
| 0011 | 1111 |
| 0101 | 1111 |
| 0110 | 1111 |
| 0111 | 1111 |
| 1001 | 1111 |
| 1010 | 1111 |
| 1011 | 1111 |
| 1100 | 1111 |
| 1101 | 1111 |
| 1110 | 1111 |
| 1111 | 1111 |

The carry bit is not affected.

### 3.6 IMMEDIATE INSTRUCTIONS

This section describes two instructions which use data that is part of the instruction itself.

### 3.6.1 FIM FETCH IMMEDIATE

The FIM instruction occupies two bytes.

## Format:



## Description:

The 8 bits of immediate data are loaded into the register pair specified by RP. The carry bit is not affected.

Example: The instruction
FIM 2254
will cause register 2 to contain 15 , and register 3 to contain 14 . This is because 254 decimal is encoded as FE hexadecimal; the upper four. bits are loaded into register 2 and the lower four bits are loaded into register 3.

The instruction:
FIM 1P 6
will cause register 2 to contain 0 , and register 3 to contain 6 .

### 3.6.2 LDM LOAD ACCUMULATOR TMMEDIATE

The LDM instruction occupies one byte.
Format:


Description:
The 4 bits of immediate data are loaded into the accumulator.
The carry bit is not affected.
Example: The instruction:
LDM 0
will clear the accumulator.

The instruction:
LDM 15
will set each bit of the accumulator.

### 3.7 TRANSFER OF CONTROL INSTRUCTIONS

This section describes instructions which alter the normal execution sequence of instructions.

### 3.7.1 JUN JUMP UNCONDITIONALLY

The JUN instruction occupies two bytes:
Format:


## Description:

Program execution is transferred to the instruction at location ADDR, which may be anywhere in memory. (If the JUN is located in ROM, ADDR is a ROM address; if located in program RAM, ADDR is a program RAM address).

The carry bit is not affected.
NOTE: This instruction and the JMS instruction (Section 3.8.1), use a 12 bit address, and can reference any memory location. Their operation is not influenced by their position within a page of memory, whereas some other instruc-
tions are. Therefore, only a JUN or JMS instruction should be used to transfer control from one page of memory to another.

Example:

| Arbitrary Memory <br> Address (Hex) | Label | Code | Operand |  | Assembled Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |
| 360 |  | JUN | LRG | 43 E0 |  |
| 362 | AD, | ADD | 1 | 82 |  |
| 370 | LAC, | LDM | 3 | D3 |  |
| 371 |  | JUN | AD | 4362 |  |
| $3 E 0$ | LRG, | FIM | OP 4 | 2004 |  |
| $3 E 2$ |  | JUN | LAC | 4370 |  |

Normally, program instructions are executed sequentially. A 12 -bit register called the program counter holds the address of the instruction to be executed. The JUN instruction replaces the program counter contents, causing program execution to continue at that address.

Thus the execution sequence of this example is as follows:
The JUN instruction at 360 H replaces the contents of the program counter with 3 E 0 H . The next instruction executed is the FIM at location LRG which loads register 0 with the value 0 , and register 1 with the value 4 . The JUN at $3 E 2 H$ is then executed.

The program counter is set to 370 H , and the LDM at this address loads the accumulator with the value 3. The JUN at 371 H sets the program counter to 362 H , where the ADD instruction adds the contents of register 1 plus the carry bit to the accumulator.

From here, normal program execution continues at location 363 H .

### 3.7.2 JIN JUMP INDIRECT

The JIN instruction occupies one byte.

Format:


## Description:

The 8 bits held in the register pair specified by RP are loaded into the lower 8 bits of the program counter. The highest 4 bits of the program counter are unchanged. Therefore, program execution continues at this address on the same page of memory in which the JIN instruction is loaded.

The carry bit is not affected.
Example:

| Hexadecimal |  |  |  |
| :--- | :--- | :--- | :--- |
| Memory Address | Code |  | Operand |
| 3E4 | FIM | OP 21 | Assembled Data |
| $3 E 6$ | JIN | OP | 2015 |

The FIM instructions loads register 0 with the value 1 and register 1 with the value 5. The JIN instruction then causes a jump to hexadecimal location 315 .

NOTE: If the JIN instruction is located in the last location of a page in memory, the highest 4 bits of the program counter are incremented by one, causing control to be transferred to the corresponding location on the next page.

If the above example, the JIN had been located at address 255 decimal (0FF hexadecimal), control would have been transferred to address 115 hexadecimal, not 015 hexadecimal. This is dangerous programming practice, and should be avoided whenever possible.

### 3.7.3 JCN JUMP ON CONDITION

The JCN instruction occupies two bytes.
Format:


## Description:

If the condition specified by CN is false, no action occurs and program execution continues with the next sequential instruction. If the condition specified by CN is true, the 8 bits specified by ADDR replace the lower 8 bits of the program counter. The highest 4 bits of the program counter are unchanged. Therefore, program execution continues at the specified address on the same page of memory in which the JCN instruction is located. The carry bit is not affected.

The condition code is specified in the assembly language statement as a decimal value from 0 to 15 , which is represented in the assembled instruction as the corresponding 4 bit hexadecimal digit. Each bit of the condition code has a meaning, as follows:

CN


More than one condition at a time may be tested. If the leftmost bit of the condition code is zero, a jump occurs if any of the remaining specified conditions is true (an "or" condition). If the leftmost bit is one, a jump occurs if the logical inverse of the "or" condition is true. In Boolean notation, the equation for the jump condition is as follows: $\quad \mathrm{JUMP}=\overline{\mathrm{C}}_{1} \bullet\left((\mathrm{ACC}=0) \bullet \mathrm{C}_{2}+(\right.$ carry $\left.=1) \bullet \mathrm{C}_{3}+\overline{\operatorname{TEST}} \bullet \mathrm{C}_{4}\right)+$

Example:

| Hexadecimal <br> Memory Address | Label | Code | Operand | Assembled Data |
| :--- | :---: | :---: | :---: | :---: |
| 302 | LOC, | LDM | 4 |  |
| $\vdots$ |  | $\vdots$ |  | D4 |
| $38 B$ |  |  |  | $\vdots$ |
| $38 D$ | --- |  |  | 1602 |

The condition code is encoded as 0110 B . Therefore, the JCN will cause a jump to address .302 H if the accumulator $=0$, or if the carry bit $=1$. If neither of these is true, program execution continues with the instruction at location 38 DH .

NOTE: If the JCN instruction is located in the last two locations of a page in memory and the jump condition is true, the highest 4 bits of the program counter are incremented by 1 , causing control to be transferred to the corresponding location on the next page.

If in the above example, the JCN had been located at addresses 254 and 255 decimal ( OFE and OFF hexadecimal) a true condition would have caused jump to location 102 hexadecimal rather than 002 hexadecimal. This is dangerous programming practice, and should be avoided whenever possible.

### 3.7.4 ISZ INCREMENT AND SKIP IF ZERO

The ISZ instruction occupies two bytes.

## Format:



## Description:

The index register specified by REG is incremented by one. If the result is 0000 B , program execution continues with the next sequential instruction. If the result does not equal 0000B, the 8 bits specified by ADDR replace the lowest 8 bits of the program counter. The highest 4 bits of the program counter are unchanged. Therefore, program execution continues at the specified address on the same page of memory in which the ISZ instruction is located.

The carry bit is not affected.

Example:

| Hexadecimal <br> Memory Address | Label | Code | Operand |  | Assembled Data |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 30 F |  | FIM | OP | 0 | 2000 |
| 311 | LP, | XCH | 2 |  | B2 |
| : |  | : |  |  |  |
| 31 A |  | ISZ | 0 | LP | 7011 |
| 31 C |  | -- |  |  |  |

The FIM instruction loads registers 0 and 1 with 0 .
The XCH is then executed. Program execution continues until the ISZ is reached. Register 0 is incremented to contain 1 , and, since this result is non-zero, program control is transferred back to location 311 H . This process continues until register $0=1111 \mathrm{~B}$. Then the ISZ increments register 0 producing a result of 0000B, and execution continues with the instruction at 31 CH .

NOTE: If the ISZ instruction is located in the last two locations of a page in memory and the incrementation produces a non-zero result, the highest 4 bits of the program counter are incremented by 1 , causing control to be transferred to the corresponding location on the next page.

If in the above example, the ISZ had been located at decimal addresses 1022 and 1023 (3FE and 3FF hexadecimal), control would have been transferred to location 411 hexadecimal and the XCH and remaining instructions would have been executed only once. Thus, this is dangerous programming practice, and should be avoided whenever possible.

### 3.8 SUBROUTINE LINKAGE COMMANDS

This section describes the commands which call and cause return from subroutines. They cause a transfer of program control and use the address stack (see Sections 2.4 and 2.7.7).

### 3.8.1 JMS JUMP TO SUBROUTINE

The JMS instruction occupies two bytes.
Format:


## Description:

The address of the instruction immediately following the JMS is written to the address stack for later use by a BBL instruction. Program execution continues at memory address ADDR, which may be on any page.

The carry bit is not affected.
NOTE: Since the JMS uses a 12 bit memory address, it operates the same wherever it is located in memory, and can reference any address in memory. For this reason, only a JMS or JUN instruction should be used to transfer program control from one page of memory to another.

Example:

| Hexadecimal <br> Memory Address | Label | Code | Operand | Assembled Data |
| :---: | :---: | :---: | :---: | :---: |
| 011 |  | JMS | SUB | 53A0 |
| 013 |  | XCH | 0 | D0 |
| 3 A 0 | SUB, | $\begin{gathered} \vdots \\ \text { INC } \end{gathered}$ | 1 | 61 |
|  |  | BBL | 6 | C6 |

The JMS instruction causes the 12 bit address 013H (the address of the instruction following the JMS) to be written to the address stack. Execution continues with the INC instruction at SUB, and proceeds sequentially from this point.

### 3.8.2 BBL BRANCH BACK AND LOAD

The BBL instruction occupies one byte.

## Format:

LABEL


## Description:

The 4 bits of immediate data encoded in the instruction are loaded into the accumulator. Then the last 12 bit address saved on the address stack (by a JMS instruction)

$$
3-46
$$

is read from the stack and placed in the program counter. Thus, execution continues with the instruction immediately following the last JMS instruction.

The carry bit is not affected.
Example: In the example of Section 3.8.1, the BBL instruction loads the value 6 into the accumulator. The address 013 is read into the program counter, and program execution proceeds with the XCH instruction.

### 3.9 NOP INSTRUCTION NO OPERATION

This instruction occupies one byte.
Format:
LABEL
CODE
OPERAND
NOP
$0,0,0,0,0,0,0$

## Description:

No operation is performed. The program counter is incremented by one and execution continues with the next sequential instruction.

The carry bit is not affected.

### 3.10 MEMORY SELECTION INSTRUCTIONS

This section describes instructions which specify DATA RAM data and status characters, RAM output ports and ROM input and output ports to be operated on by I/O and RAM instructions described in Section 3.11.

### 3.10.1 DCL DESIGNATE COMMAND LINE

The DCL instruction occupies one byte.
Format:
LABEL
CODE
OPERAND DCL


## Description:

As described in Section 2.3.3 there may be up to 8 DATA RAM BANKS, each of which consists of four DATA RAM units. The DCL instruction uses the rightmost 3 bits of the accumulator to determine which of the 8 DATA RAM BANKS will be referenced during subsequent operations.

The selection is made as follows:


This choice remains in effect until the next DCL is executed, or an external RESET signal is received. A RESET causes DATA RAM BANK 0 to be selected.

The carry bit is not affected.

Example: The following instructions will select DATA RAM BANK 3:

LDM 3 /Load accumulator with 0011 B
DCL

### 3.10.2 SRC SEND REGISTER CONTROL

The SRC instruction occupies one byte.

## Format:



## Description:

The 8 bits contained in the register pair specified by RP are used as an address. This address may designate a particular DATA RAM data character, a DATA RAM status character, a RAM output port, or a ROM input/output port. (A description of these elements appears in Section 2). In fact, the address designates all of these simutaneously; it is up to the programmer to then write the correct I/O or RAM instruction (described in Section 3.11) to access the proper entity.

The address sent by the SRC remains in effect until changed by a subsequent SRC.

The only DATA RAM bank which receives the SRC address is the one selected by the last previous DCL instruction.

The carry bit and the contents of the register pair are unaffected.
The 8 bits of the address sent by the SRC are interpreted as follows:
(1) When referencing a DATA RAM data character:

l of 164 -bit data characters within the register.

1 of 4 registers within the DATA RAM chip.

1 of 4 DATA RAM chips within the DATA RAM bank previously selected by a DCL instruction.
(2) When referencing a DATA RAM status character:


These bits are not relevant for this reference.
1 of 4 registers within the DATA RAM chip.
1 of 4 DATA RAM chips within the DATA RAM bank previously selected by a DCL instruction.
(3) When referencing a RAM output port:


These bits are not relevant for this reference.
The port associated with 1 of 4 DATA RAM chips within the DATA RAM bank previously selected by a DCL.
(4) When referencing a ROM input or output port:


These bits are not relevant for this reference. The port associated with 1 of 16 ROM's.

Example: The instructions:

$$
\begin{array}{lll}
\text { FIM } & 1 P & 180 \\
\text { SRC } & 1 P &
\end{array}
$$

will cause the eight bit value 10110100 B to be used as an address. Subsequent instructions could then reference DATA RAM data character number 4 of register 3 of chip 2, any of the status characters associated with DATA RAM register 3 of chip 2, RAM output port number 2 (the port associated with DATA RAM chip 2), or ROM port number 11 (the port associated with ROM number ll). The address remains in effect until another SRC instruction is executed.

### 3.11 INPUT/OUTPUT AND RAM INSTRUCTIONS

This section describes instructions which access DATA RAM characters or perform input or output operations. One instruction, WPM, allows the programmer to read or write 8 -bit program RAM locations. These instructions use addresses selected by the DCL and SRC instructions described in Section 3.1.0.

Instructions in this class occupy one byte as follows:


The general assembly language instruction format is:

LABEL CODE OPERAND


### 3.11.1 RDM READ DATA RAM DATA CHARACTER

## Format:

LABEL
CODE OPERAND


## Description:

The DATA RAM data character specified by the last SRC instruction is loaded into the accumulator. The carry bit and the data character are not affected.

Example:
LABEL
CODE OPERAND
FIM $\quad 2 \mathrm{P} 5$

SRC $\quad 2 \mathrm{P}$
RDM

The above instructions will read the contents of DATA RAM data character number 5 of register 0 of chip 0 of the currently selected DATA RAM bank into the accumulator.
3.11.2 RDn READ DATA RAM STATUS CHARACTER

Format:


## Description:

The DATA RAM status character whose number from 0 to 3 is specified by $n$, associated with the DATA RAM register specified by the last SRC instruction, is loaded into the accumulator.

The carry bit and the status character are not affected.

Example:

| LABEL | CODE | OPERAND |  |
| :--- | :--- | :--- | :---: |
|  | 2 PIM | 5 |  |
| SRC | $2 P$ |  |  |
| RD3 |  |  |  |

The above instructions will read the contents of DATA RAM status character 3 of register 0 of chip 0 of the currently selected DATA RAM bank into the accumulator.
3.11.3 RDR READ ROM PORT

Format:


## Description:

The ROM port specified by the last SRC instruction is read. When using the 4001 ROM, each of the 4 lines of the port may be an input or an output line; the data on the input lines is transferred to the corresponding bits of the accumulator. Any output lines cause either a 0 or a 1 to be transferred to the corresponding bits of the accumulator. Whether a 0 or a $l$ is transferred is a function of the hardware, not under control of the programmer.

The carry bit is not affected.

## Example:

| LABEL | CODE |  | OPERAND |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
|  | FIM |  | $3 P$ | 160 |
|  | SRC |  | $3 P$ |  |
|  | RDR |  |  |  |

The above instructions will read the contents of the port associated with ROM number ten into the accumulator. If the leftmost I/O line is an output line and the remaining I/O lines are input lines containing 010B, the accumulator will contain either 1010B or 0010B.

NOTE: On the INTELLEC 4, a ROM port may be used for either input or output. If programs tested on the INTELLEC 4 are to be run later with a 4001 ROM, the programmer must be careful not to use one port for both functions.
3.11.4 WRM WRITEDATA RAM CHARACTER

## Format:

LABEL CODE OPERAND


## Description:

The contents of the accumulator are written into the DATA RAM data character specified by the last SRC instruction.

The carry bit and the accumulator are not affected.

Example:

| LABEL | CODE |  | OPERAND |  |
| :--- | :--- | :--- | :--- | :--- |
|  | FIM |  | $0 P$ | 180 |
| SRC |  | $0 P$ |  |  |
|  | LDM |  | 15 |  |
|  | WRM |  |  |  |

The above instruction will cause DATA RAM data character number 4 of register 3 of chip 2 of the DATA RAM bank selected by the last DCL instruction to contain 15 (1111B).

### 3.11.5 WRn WRITE DATA RAM STATUS CHARACTER

Format:
$\underline{\text { LABEL }} \frac{\text { CODE }}{W R n} \quad$ OPERAND


## Description:

The contents of the DATA RAM status character whose number from 0 to 3 is specified by $n$, associated with the DATA RAM register specified by the last SRC instruction, are replaced by the contents of the accumulator.

The carry bit and the accumulator are not affected.

Example:

| LABEL | CODE |  | OPERAND |  |
| :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |
|  | FIM |  | $0 P$ | 0 |
|  | SRC | $0 P$ |  |  |
|  | LDM |  | 2 |  |
|  | WRI |  |  |  |

The above instructions will write the value 2 into status character l of DATA RAM register 0 of chip 0 of the currently selected DATA RAM bank.

### 3.11.6 WMP WRITE RAM PORT

Format:


## Description:

The contents of the accumulator are written to the output port associated with the DATA RAM chip selected by the last SRC instruction. This value will stay at the output port until overwritten.

The carry bit and the accumulator are unchanged.

## Example:

| LABEL | CODE |  | OPERAND |  |
| :--- | :--- | :--- | :--- | :---: |
|  |  |  | $3 P$ |  |
| FIM | 64 |  |  |  |
| SRC |  | $3 P$ |  |  |
|  | LDM |  | 6 |  |

The above instructions will write the value 6 to the output port associated with DATA RAM chip 2 of the currently selected DATA RAM bank.

### 3.11.7 WRR WRITE ROM PORT

Format:


## Description:

The contents of the accumulator are written to the output port associated with the ROM selected by the last SRC instruction. This value will stay at the output port until overwritten.

The carry bit and the accumulator are unchanged.
Example:

| LABEL | CODE |  |  | OPERAND |  |
| :--- | :--- | :--- | :--- | :--- | :---: |
|  | FIM |  | 4 P | 64 |  |
| SRC | 4 P |  |  |  |  |
|  | LDM | 15 |  |  |  |
|  | WRR |  |  |  |  |

The above instructions will write the value 15 to the output port associated with ROM number 4.
3.11.8 ADM ADD DATA RAM TO ACCUMULATOR WITH CARRY

Format:
LABEL CODE OPERAND


## Description:

The DATA RAM data character specified by the last SRC instruction, plus the carry bit, are added to the accumulator.

The carry bit will be set if the result generates a carry, and will be reset otherwise.

The data character is not affected.
Example:

| LABEL | CODE |  | OPERAND |  |
| :--- | :--- | :--- | :--- | :---: |
|  | FIM | OP | 0 |  |
| SRC | $0 P$ |  |  |  |
|  | ADM |  |  |  |

If the carry bit $=0$, the accumulator contains 10, and DATA RAM data character 0 of register 0 of chip 0 contains 7, the ADM will perform the following operation:

| Accumulator | $=1010 \mathrm{~B}$ |
| :--- | :--- |
| Data character | $=0111 \mathrm{~B}$ |
| Carry bit | $=\frac{0}{}$ |
|  |  |

### 3.11.9 SBM SUBTRACT DATA RAM FROM MEMORY WITH BORROW

Format:


## Description:

The value of the DATA RAM character specified by the last SRC instruction is subtracted from the accumulator with borrow. The data character is unaffected. A borrow from the previous subtraction is indicated by the carry bit being equal to one at the beginning of this instruction. No borrow from the previous subtraction is indicated by the carry bit being equal to zero at the beginning of this instruction.

This instruction sets the carry bit if the result generates no borrow, and resets the carry bit if the result generates a borrow.

The subtract with borrow operation is actually performed by complementing each bit of the data character and adding the resulting value plus the complement of the carry bit to the accumulator.

NOTE: When this instruction is used to subtract numbers greater than 4 bits in length, the carry bit must be complemented by the program between each required subtraction operation. For an example of this, see Section 4.8.

Example:

| LABEL CODE |  | OPERAND |  |
| :--- | :--- | :--- | :--- |
|  |  |  |  |
|  | FIM | $1 P \quad 1$ |  |
| SRC | $1 P$ |  |  |
|  | SBM |  |  |

If the carry bit $=1$, the accumulator contains 7, and DATA RAM character 1 of register 0 of chip 0 contains 5 , the SBM will perform the following operation:

| Accumulator | $=$ |
| ---: | :---: |
| Data character $=0101$ |  |
| Complemented |  |$=$| 0111 B |
| :---: |
| Complement of Carry |

### 3.11.10 WPM WRITE PROGRAM RAM

## Format:



## Description:

This is a special instruction which may be used to write the contents of the accumulator into a half byte of program RAM, or read the contents of a half byte of program RAM into a ROM input port where it can be accessed by a program.

The carry bit is unaffected.
NOTE: Two WPM instructions must always appear in close succession; that is, each time one WPM instruction references a half byte of program RAM as indicated by an SRC address, another WPM must access the other half byte before the SRC address is altered. An internal counter keeps track of which half-byte is being accessed. If only one WPM occurs, this counter will be out of sync with the program and errors will occur. In this situation, a RESET pulse must be used to re-initialize the machine.

NOTE: A WPM instruction requires an SRC address to access program RAM. Whenever a WPM is executed, the DATA RAM which happens to correspond to this SRC address will also be written. If data needed later in the program is being held in such a DATA RAM, the programmer must save it elsewhere before executing the WPM instruction.

## Storing Data Into Program RAM:

A program must perform the following actions in order to store eight bits of data into a program RAM location:
(1) The value 1 must be written to ROM port number 14 . This is a "write enable" signal, permitting the store operation to work.
(2) The highest 4 bits of the program RAM address to be accessed must be written to ROM port number 15 .
(3) The lowest 8 bits of the program RAM address to be accessed must be sent out by an SRC instruction.
(4) The higher 4 bits of data to be written must be loaded into the accumulator and.written with the first WPM; the lower 4 bits of data must then be loaded into the accumulator and written with the second WPM.
(5) The value 0 must be written to ROM port number 14, clearing the "write enable".

## Reading Data From Program RAM:

A program must perform the following actions in order to read eight bits of data from a program RAM location:
(1) The highest 4 bits of the program RAM address to be accessed must be written to ROM port 15 .
(2) The lowest 8 bits of the program RAM address to be accessed must be sent out by an SRC instruction.
(3) Two WPM instructions in succession must be executed. The first reads the leftmost 4 bits of the program RAM location into ROM port 14 ; the second reads the rightmost 4 bits of the program RAM location into ROM port 15 .

Example: The following routines access a program RAM location whose address is held in status characters 0,1 , and 2 of DATA RAM register 0 of DATA RAM chip 0.


Routine STR stores the contents of registers 2 and 3 into the addressed location; routine FCH reads the contents of the addressed location into registers 2 and 3 .


### 3.12 PSEUDO INSTRUCTION

This section describes the functions of the pseudo instruction recognized by the assembler. The pseudo instruction is indicated by the character $=$ (equal sign) written in the code field of an assembler statement. No executable object code is generated by the pseudo instruction. It acts merely to provide the assembler with information to be used subsequently while generating object code.

### 3.12.1 EQUATE FUNCTION

## Format:



## Description:

The symbol SYM is assigned the value EXP by the assembler. Whenever the symbol SYM is encountered subsequently by the assembler, this value will be used.

Example: The statements

$$
\begin{aligned}
& C Z=10 \\
& J C N \quad C Z \\
& \text { JDDR }
\end{aligned}
$$

are equivalent to the statement
JCN 10 ADDR
The statements

$$
\begin{aligned}
\text { DAT }= & 5 \\
\text { LDM } & \text { DAT }
\end{aligned}
$$

will load the value 5 into the accumulator.

### 3.12.2 ORIGIN FUNCTION

Format:


## Description:

The assembler's location counter, is set to the value of EXP. The next machine instruction or data byte generated will be assembled at address EXP.

NOTE: The equal sign may appear in the first position of the line.
Example:

| LABEL | CODE | OPERAND |
| :--- | :--- | :--- |
| $=$ | 0 |  |
|  | JUN | LO |
|  | $=$ | 512 |
| LO, | LDM | 7 |

The JUN instruction will be assembled in locations 0 and 1 of ROM or program RAM. The location counter is then set to 512 , causing the LDM instruction to be assembled at location 512 , the first location on the second memory page. The JUN will therefore cause a jump to location 512 .

NOTE: The pseudo instruction also makes it possible to assemble constant data values into a program. For a description of how to do this, see Section 3.2.2.

### 4.0 PROGRAMMING TECHNIQUES

This section describes some techniques which may be of help to the programmer.

### 4.1 CROSSING PAGE BOUNDARIES

As described in Section 2, programs are held in either ROM or program RAM, both of which are divided into pages. Each page consists of 256 -bit locations. Addresses 0 through 255 comprise the first page, 256-5ll comprise the second page, and so on.

In general, it is good programming practice to never allow program flow to cross a page boundary except by using a JUN or IMS instruction. The following example will show why this is true. Suppose a program in memory appears as below:


If the accumulator is non-zero when the JCN is executed, program control will be transferred to location 200, as the programmer intended.

Suppose now that an error discovered in the program requires that a new instruction be inserted somewhere between locations 200 and 253. The program would now appear as follows:


Since the JCN is now located in the last two locations of a page, it functions differently. Now if the accumulator is non-zero when the JCN is executed, program control will be erroneously transferred to location 456, causing invalid results.

Since both the JUN and JMS instructions use 12-bit addresses to directly address locations on any page of memory, only these instructions should be used to cross page boundaries.

### 4.2 SUBROUTINES

Frequently, a group of instructions must be repeated many times in a program. The group may be written " $n$ " times if it is needed at " $n$ " different points in a program, but better economy can be obtained by using subroutines.

A subroutine is coded like any other group of assembly language statements, and is referred to by its name, which is the label of the first instruction. The programmer references a subroutine by writing its name in the operand field of a JMS instruction. When the JMS is executed, the address of the next sequential instruction after the JMS is written to the address stack (see Section 2.4), and program execution proceeds with the first instruction of the subroutine. When the subroutine has completed its work, a BBL instruction is executed, which loads a value into the accumulator and causes an address to be read from the stack into the program counter, causing program execution to continue with the instruction following the JMS. Thus, one copy of a subroutine may be called from many different points in memory, preventing duplication of code. Note also that since the address stack and the JMS instruction use 12 -bit addresses, calling programs and subroutines may be located anywhere in ROM or control program RAM (they need not be on the same page in memory).

Example: Subroutine IN increments an 8 bit number passed in index register 0 and 1 and then returns to the instruction following the last JMS instruction executed.

| LABEL | CODE | OPERAND |  |
| :---: | :---: | :---: | :---: |
| IN, | XCH | 1 | / Reg l to Accum. |
|  | IAC |  | / Increment value and produce carry |
|  | XCH | 1 | / Restore reg 1. |
|  | JCN | 10 NC | / Jump if Carry $=0$. |
|  | INC | 0 | / Increment high order 4 bits |
| NC, | BBL | 0 | / Return |

Assume IN appears as follows:

Arbitrary Memory
Address


When the first JMS is executed, address 3 C 2 H is written to the address stack, and control is transferred to IN. Execution of the BBL statement will cause the address 3 C 2 H to be read from the stack and placed in the program counter, causing execution to continue at 3 C 2 H (since the JMS occupies two bytes).

Address Stack Before JMS


Stack While IN

- Is Executing


Stack After BBL
Is Perfromed.


When the second JMS is executed, address 403 H is written to the stack, and control is again transferred to IN. This time, the BBL will cause execution to resume at 403H.

Note that IN could have called another subroutine during its execution, causing another address to be written to the stack. This can occur only up to three levels, however, since the stack can hold only three addresses. Beyond this point, some addresses will be overwritten and BBL's will transfer program control to incorrect addresses.

### 4.3 BRANCH TABLE PSEUDOSUBROUTINE

Suppose a program consists of several separate routines, any of which may be executed depending upon some initial condition (such as a bit set in the accumulator). One way to code this would be to check each condition sequentially and branch to the routines accordingly as follows:

```
CONDITION = CONDITION 1 ?
IF YES BRANCH TO ROUTINE l
CONDITION = CONDITION 2 ?
IF YES BRANCH TO ROUTINE 2
BRANCH TO CONDITION N
```

A sequence as above is inefficient, and can be improved by using a branch table.
The logic at the beginning of the branch table program computes an index into the branch table. The branch table itself consists of a list of starting addresses for the routines to be selected. Using the table index, the branch table program loads the selected routine's starting address into a register pair and executes a "jump indirect" to that address. For example, consider a program that executes one of five routines depending upon which bit (possibly none) of the accumulator is set:

> Jump to routine 0 if accumulator $=0000 \mathrm{~B}$
> Jump to routine 1 if accumulator $=0001 \mathrm{~B}$
> Jump to routine 2 if accumulator $=0010 \mathrm{~B}$
> Jump to routine 3 if accumulator $=0100 \mathrm{~B}$
> Jump to routine 4 if accumulator $=1000 \mathrm{~B}$

A program that provides the above logic is given at the end of this section. The program is termed a "pseudosubroutine" because it is treated as a subroutine by the programmer, (i.e., it appears just once in memory), but it is entered via a regular "jump" instruction rather than via a JMS instruction. This is possible because the branch routines control subsequent execution, and will never return to the instruction following JMS;


| LABEL | CODE | OPERAND |  |  |
| :---: | :---: | :---: | :---: | :---: |
| ST, | KBP |  |  | / Convert Accum to branch table <br> / index. |
|  | IAC |  |  | $/$ If $=1111 \mathrm{~B}$, ERROR |
|  | JCN |  | ERR | / Jump if IAC produced zero. |
|  | DAC |  |  | / O.K., restore accumulator. |
|  | FIM | OP | BTL | $/$ Regs 0 and $1=$ address of <br> / branch table. |
|  | CLC |  |  | $/$ Carry $=0$ |
|  | ADD | 1 |  | / Add index to branch table address |
|  | XGH | 1 |  | / Store back in reg l |
|  | JCN | 10 | NC | / Jump if no carry |
|  | INR | 0 |  | / If carry, increment reg 0. |
| NC, | FIN | OP |  | $/$ Regs 0 and $1=$ address of / routine. |
|  | JIN | OP |  | / Jump to correct routine. |
| BTL, | $0+\mathrm{RT} 0$ |  |  | $/$ Branch table. Each entry <br> / is an 8-bit address |
|  | $0+\mathrm{RTI}$ |  |  |  |
|  | $0+\mathrm{RT} 2$ |  |  |  |
|  | $0+$ RT3 |  |  |  |
|  | $0+\mathrm{RT} 4$ |  |  |  |
| ERR, | --- |  |  | / Error handling routine. |

NOTE: Since FIM, FIN, and JIN operate with 8-bit addresses, routines ST, BTL, and RT0 through RT4 must all reside in the same page of memory.

If the accumulator held 0100 B when location $S T$ was reached, the KBP would convert it to 0011B. The 8 bit address at BTL +3 would therefore be loaded into registers 0 and 1 , and the JIN would cause program control to be transferred to routine RT3.

### 4.4 LOGICAL OPERATIONS

This section gives three subroutines which produce the logical operations "AND", "OR", and "XOR" (exclusive -OR).

### 4.4.1 LOGICAL "AND"

The AND function of two bits is given by the following truth table:


Since any bit ANDed with a zero produces a zero, and any bit ANDed with a one remains unchanged, the AND function is often used to zero groups of bits.

The following subroutine produces the AND, bit by bit, of the two 4-bit quantities held in index registers 0 and 1 . The result is placed in register 0 , while register 1 is set to 0 . Index registers 2 and 3 are also used.

For example," if register $0=1110 \mathrm{~B}$ and register $1=0011 \mathrm{~B}$, register 0 will be replaced with 0010B.

1110 B
AND $\frac{0011 \mathrm{~B}}{0010 \mathrm{~B}}$

The subroutine produces the AND of two bits by placing the bits in the leftmost position of the accumulator and register 2, respectively, and zeroing the rightmost three bits of the accumulator and register 2 . Register 2 is then added to the accumulator, and the resulting carry is equal to the AND of the two bits.

| LABEL | CODE | OPERAND |  |  |
| :---: | :---: | :---: | :---: | :---: |
| AND, | FIM | 1 P | 11 | $/ \mathrm{REG} 2=0, \mathrm{REG} 3=11$ |
| L1, | LDM | 0 |  | / GET BIT OF REG 0; SET ACC $=0$ |
|  | XCH | 0 |  | $/$ REG 0 DATA TO ACC; REG $0=0$ |
|  | RAL |  |  | / lst 'AND' BIT TO CARRY |
|  | XCH | 0 |  | / SAVE SHIFTED DATA IN REG 0; ACC $=0$ |
|  | INC | 3 |  | $/$ DONE IF REG $3=0$ |
|  | XCH | 3 |  | $/$ REG 3 TO ACC |
|  | JCN | 4 | L2 | / RETURN IF ACC $=0$ |
|  | XCH | 3 |  | / OTHERWISE RESTORE ACC AND REG3 |
|  | RAR |  |  | / BIT OF REG 0 IS ALONE IN ACC |
|  | XCH | 2 |  | / SAVE lst 'AND' BIT IN REG 2 |
|  | XCH | 1 |  | / GET BIT OF REG 1 |
|  | RAL |  |  | / LEFT BIT TO CARRY |
|  | XCH | 1 |  | / SAVE SHIFTED DATA IN REG 1 |
|  | RAR |  |  | / 2ND 'AND' BIT TO ACC |
|  | ADD | 2 |  | / 'ADD' GIVES 'AND' Of THE 2 BITS |
|  | JUN | L1 |  | / IN CARRY |
| L2, | BBL | 0 |  | / RETURN TO MAIN PROGRAM. |

### 4.4.2 LOGICAL "OR"

The OR function of two bits is given by the following truth table:


Since any bit ORed with a one produces a one, and any bit ORed with a zero remains unchanged, the OR function is often used to set groups of bits to one.

The following subroutine produces the OR, bit by bit, of the two 4-bit quantities held in index registers 0 and 1 . The result is placed in register 0 , while register 1 is set to 0 . Index registers 2 and 3 are also used.

For example, if register $0=0100 \mathrm{~B}$ and register $1=0011 \mathrm{~B}$, register 0 will be replaced with 0111B.

$$
\begin{gathered}
\\
\text { OR } \quad \begin{array}{l}
0100 \\
0011 \quad B \\
0111 \mathrm{~B}
\end{array} \\
\hline
\end{gathered}
$$

The subroutine produces the OR of two bits by placing the bits in the leftmost position of the accumulator and register 2 , respectively, and zeroing the rightmost three bits of the accumulator and register 2. Register 2 is then added to the accumulator. If the resulting carry $=1$, the $O R$ of the two bits $=1$. If the resulting carry $=0$, the $O R$ of the two bits is equal to the leftmost bit of the accumulator.

| LABEL | CODE | OPERAND |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \text { OR, } \\ & \text { L1, } \end{aligned}$ | FIM | 1 P | 11 | $/ \mathrm{REG} 2=0, \mathrm{REG} 3=11$ |
|  | LDM | 0 |  | / GET BIT OF REG 0; SET ACC $=0$ |
|  | XCH | 0 |  | $/$ REG 0 DATA TO ACC; REG $0=0$ |
|  | RAL |  |  | / lst 'OR' BIT TO CARRY |
|  | XCH | 0 |  | / SAVE SHIFTED DATA IN REG 0; ACC=0 |
|  | INC | 3 |  | $/$ DONE IF REG 3 $=0$ |
|  | XCH | 3 |  | $/$ REG 3 TO ACC |
|  | JCN | 4 | L2 | $/$ RETURN IF ACC $=0$ |
|  | XCH | 3 |  | / OTHERWISE RESTORE ACC AND REG3 |
|  | RAR |  |  | / BIT OF REG 0 IS ALONE IN ACC |
|  | XCH | 2 |  | / SAVE Ist 'OR' BIT IN REG 2 |
|  | LDM | 0 |  | / GET BIT IN REG 1; SET ACC = 0 |
|  | XCH | 1 |  |  |
|  | RAL |  |  | / LEFT BIT TO CARRY |
|  | XCH | 1 |  | / SAVE SHIFTED DATA IN REG 1 |
|  | RAR |  |  | / 2ND 'OR' BIT TO ACC |
|  | ADD | 2 |  | / PRODUCE THE OR OF THE BITS |
|  | JCN | 2 | Ll | $/$ JUMP IF CARRY = 1 BECAUSE 'OR'=1 |
|  | RAL |  |  | / OTHERWISE 'OR' = LEFT BIT OF |
|  | JUN | Ll |  | / ACCUMULATOR |
| L2, | BBL | 0 |  | / TRANSMIT TO CARRY BY RAL |

### 4.4.3 LOGICAL "XOR" EXCLUSIVE-OR

The XOR (exclusive -OR) function of two bits is given by the following truth table:


Since the exclusive OR of two equal bits produces a zero and the exclusive OR of two unequal bits produces a one, the exclusive OR function can be used to test two quantities for equality. If the quantities differ in any bit position, a one will be produced in the result.

The following subroutine produces the exclusive-OR of the two 4-bit quantities held in index registers 0 and 1 . The result is placed in register 0 , while register 1 is set to 0 . Index registers 2 and 3 are also used.

For example if register $0=0011 \mathrm{~B}$ and register $1=0010 \mathrm{~B}$, register 0 will be replaced with 0001B.

$$
\begin{aligned}
& \\
& \mathrm{XOR} \begin{array}{l}
0011 \\
0010
\end{array} \\
& \hline 0001 \mathrm{~B} \\
& \hline
\end{aligned}
$$

The subroutine produces the XOR of two bits by placing the bits in the leftmost position of the accumulator and register 2 , respectively, and zeroing the rightmost three bits of the accumulator and register 2. Register 2 is then added to the accumulator. The XOR of the two bits is then equal to the leftmost bit of the accumulator.

| LABEL | CODE | OPERAND |  |  |
| :---: | :---: | :---: | :---: | :---: |
| XOR, | FIM | 1 P | 11 | $/$ REG $2=0$, REG $3=11$ |
| Ll, | LDM | 0 |  | / GET BIT OF REG 0; SET ACC $=0$ |
|  | XCH | 0 |  | $/$ REG 0 DATA TO ACC; REG $0=0$ |
|  | RAL |  |  | / IST XOR BIT TO CARRY |
|  | XCH | 0 |  | / SAVE SHIFTED DATA IN REG 0; ACC $=0$ |
|  | INC | 3 |  | $/$ DONE IF REG $3=0$ |
|  | XCH | 3 |  | / REG 3 TO ACC |
|  | JCN | 4 | L2 | / RETURN IF ACC $=0$. |
|  | XCH | 3 |  | / OTHERWISE RESTORE ACC \& REG 3 |
|  | RAR |  |  | / BIT OF REG 0 IS ALONE IN ACC |
|  | XCH | 2 |  | / SAVE IST XOR BIT IN REG 2 |
|  | LDM | 0 |  | / GET BIT IN REG 1; SET ACC $=0$ |
|  | XCH | 1 |  |  |
|  | RAL |  |  | / LEFT BIT TO CARRY |
|  | XCH | 1 |  | / SAVE SHIFTED DATA IN REG 1 |
|  | RAR |  |  | / 2ND 'XOR' BIT TO ACC |
|  | ADD | 2 |  | / PRODUCE THE XOR OF THE BITS |
|  | RAL |  |  | / XOR = LEFT BIT OF ACCUM; TRANSMIT |
|  | JUN | L1 |  | / TO CARRY BY RAL. |
| L2, | BBL | 0 |  |  |

### 4.5 MULTI-DIGIT ADDITION

The carry bit may be used to add unsigned data quantities of arbitrary length. Consider the following addition of two 4-digit hexadecimal numbers:

$$
\begin{array}{r}
381 \mathrm{C} \\
+\quad 69 \mathrm{~F} 2 \\
\hline \mathrm{~A} 20 \mathrm{E}
\end{array}
$$

This addition may be performed by setting the carry bit $=0$, adding the two low-order digits of the numbers, then adding the resulting carry to the two next higher order digits, and so on:


The following subroutine will perform a sixteen digit addition, making these assumptions:

The two numbers to be added are stored in DATA RAM chip 0 , registers 0 and 1 . The numbers are stored with the least significant digit first (in character 0 ). The result will be stored least significant digit first in register 1, replacing the contents of registerl.

Index register 8 will count the number of digits (up to 16 ) which have been added.

DATA RAM CHIP 0 BEFORE ADDITION Status Chars.
Register 0

| C | 1 | 8 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 2 | F | 9 | 6 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |

## DATA RAM CHIP 0 AFTER ADDITION

Register 0

| C | 1 | 8 | 3 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| E | 0 | 2 | A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |


| $A D$, | FIM | 2 P | 0 | $\begin{aligned} & / \text { REG PAIR } 2 \mathrm{P}=\text { RAM CHIP } 0 \text { OF } \\ & \text { REG } 0 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | FIM | 3P | 16 | / REG PAIR 3P = RAM CHIP 0 OF <br> 1 REG 1 |
|  | CLB |  |  | $/$ SET CARRY $=0$ |
|  | XCH | 8 |  | $/$ SET DIGIT COUNTER $=0$ |
| ADl, | SRC | 2P |  | / SELECT RAM REG 0 |
|  | RDM |  |  | / READ DIGIT TO ACCUMULATOR |
|  | SRC | 3 P |  | / SELECT RAM REG 1 |
|  | ADM |  |  | / ADD DIGIT + CARRY TO ACCUMU- <br> / LATOR |
|  | WRM |  |  | / WRITE RESULT TO REG 1 |
|  | INC | 5 |  | / ADDRESS NEXT CHAR. OF RAM <br> / REG 0 |
|  | INC | 7 |  | / ADDRESS NEXT CHAR OF RAM <br> / REG 1 |
|  | ISZ | 8 | ADl | / BRANCH IF DIGIT COUNTER <br> < 16 (NON ZERO) |
| OVR, | BBL | 0 |  |  |

When location OVR is reached, RAM register 1 will contain the sum of the two 16 digit numbers arranged from low order digit to high order digit. (The reason multi-digit numbers are arranged this way is that it is easier to add numbers from low order to high order digit, and it is easier to increment addresses than to decrement them.

The first time through the program loop, index register pair 2 (index register 4 and 5) contains 0 and index register pair 3 (index registers 6 and 7) contains 16 , referencing the first data characters of DATA RAM registers 0 and 1, respectively.

On succeeding repitions of the loop, index registers 5 and 7 are incremented, referencingsequential data characters, until all 16 digits have been added.

### 4.6 MULTI-DIGIT SUBTRACTION

The carry bit may be used to subtract unsigned data quantities of arbitrary length. Consider the following subtraction of two 4-digit hexadecimal numbers:

$$
\begin{array}{r}
54 \mathrm{BA} \\
-\quad 14 F 6 \\
\hline 3 F C 4
\end{array}
$$

This subtraction may be performed by first setting the carry bit $=1$. Then for each pair of digits, the program must complement the carry bit and perform the subtraction. By this process, the carry bit will adjust the differences, taking into account any borrows which may have occurred.

This process applied to the above subtraction proceeds as follows:
(1) Set carry bit $=1$.
(2) Complement carry bit. Carry now $=0$.
(3) Subtract low order digits:

$$
\begin{aligned}
A & =1010 \mathrm{~B} \\
\overline{6} & =1001 \mathrm{~B} \\
\overline{\text { carry }} & =\frac{1}{10100 \mathrm{~B}}=4
\end{aligned}
$$

(4) Complement resulting carry. Carry now $=0$.
(5) Subtract next digits:

$$
\begin{array}{rl}
\frac{B}{} & =1011 \\
\bar{F} & =0000 \mathrm{~B} \\
\overline{\text { carry }} & =\frac{1}{} \\
0 & 1100 \mathrm{~B}=\mathrm{CH}
\end{array}
$$

(6) Complement resulting carry. Carry now $=1$.
(7) Subtract next digits:

$$
\begin{array}{rl}
4 & =0100 \mathrm{~B} \\
\frac{4}{\text { carry }} & =1011 \mathrm{~B} \\
0 & 0 \\
01111 \mathrm{~B}=\mathrm{FH}
\end{array}
$$

(8) Complement resulting carry. Carry now $=1$.
(9) Subtract next digits:

$$
\begin{aligned}
& \frac{5}{1}=0101 \mathrm{~B} \\
& \text { carry }=1110 \mathrm{~B} \\
&1] 0011 \mathrm{~B}=3
\end{aligned}
$$

Thus the correct result, 3 FC 4 H , is bbtained. The following subroutine will perform a sixteen digit subtraction, making these assumptions:

As in the example of Section 4.2, the two numbers are stored in DATA RAM chip 0 , registers 0 and 1 (register 1 containing the subtrahend). The numbers are stored with the least significant digit in character 0, and the result is stored back into register 1. Index register 8 will count the number of digits (up to 16) which have been subtracted.

| SB, | FIM | 2 P | 0 | $\begin{aligned} & / \text { REG PAIR } 2 P=\text { RAM CHIP } 0 \\ & \text { REG } 0 \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
|  | FIM | $3 P$ | 16 | / REG PAIR $3 \mathrm{P}=$ RAM CHIP 0 / REG 1 |
|  | CLB |  |  |  |
|  | XCH | 8 |  | / SET DIGIT COUNTER = 0 |
|  | STC |  |  | $/$ SET CARRY $=1$ |
| SB1, | CMC |  |  | / COMPLEMENT CARRY BIT |
|  | SRC | 2 P |  | / SELECT RAM REG 0 |
|  | RDM |  |  | / READ DIGIT TO ACCUMULATOR |
|  | SRC | 3P |  | / SELECT RAM REG 1 |
|  | SBM |  |  | / SUBTRACT DIGIT AND CARRY <br> / FROM ACCUMULATOR |
|  | WRM |  |  | / WRITE RESULT TO REG 1 |
|  | INC | 5 |  | / ADDRESS NEXT CHAR. OF RAM <br> / REG 0 |
|  | INC | 7 |  | / ADDRESS NEXT CHAR. OF RAM <br> / REG 1 |
|  | ISZ | 8. | SBI | / BRANCH IF DIGIT COUNTER $/<16(\text { NON-ZERO }) .$ |
| OV, | BBL | 0 |  |  |

When location OV is reached, RAM register 1 will contan the difference of the two 16 digit numbers. Note that the carry bit from the previous subtraction is complemented by the CMC instruction each time through the program loop.

### 4.7 DECIMAL ADDITION

Each 4 bit data quantity may be treated as a decimal number as long as it represents one of the decimal digits from 0 through 9 , and does not contain any of the bit patterns representing the hexadecimal digits A through $F$. In order to preserve this decimal interpretation when performing addition, the value 6 must be added to the accumulator whenever an addition produces a result between 10 and 15 . This is because each 4 bit data quantity can hold 6 more combinations of bits than there are decimal digits.

The DAA (decimal adjust accumulator) instruction is provided for this purpose. Also, to permit addition of multi-digit decimal numbers, the DAA adds 6 to the accumulator whenever the carry bit is set indicating a decimal carry from previous additions. The carry bit is unaffected unless the addition of 6 produces a carry, in which case the carry bit is set.

To perform the decimal addition:

$$
469
$$

$+\quad 329$ 798
the process works as follows.
(1) Clear the carry and add the lowest-order digits

(2) Perform a DAA operation, which will add 6 to the accumulator. Since no carry is produced by this operation, the carry bit is left unaffected, remaining $=1$.

$$
\begin{aligned}
\text { Accum. } & =0010 \mathrm{~B} \\
6 & =0110 \mathrm{~B} \\
\text { Carry } & =0 \\
& 011000 \mathrm{~B}=8
\end{aligned}
$$

(3) Add the next two digits.

$$
\begin{aligned}
6 & =0110 \mathrm{~B} \\
2 & =0010 \mathrm{~B} \\
\text { Carry } & =\frac{1}{1001} \mathrm{~B}=9 \\
& \text { (Carry }=0
\end{aligned}
$$

(4) Perform a DAA operation. Since the accumulator is not greater than 9 and the carry is not set, no action occurs.
(5) Add the next two digits:

(6) Perform a DAA operation. Again, no action occurs. Thus the correct decimal result 798 is generated in three 4 bit data characters.

A subroutine which adds two 16 digit decimal numbers, then, is exactly analagous to the 16 digit hexadecimal addition subroutine of Section 4.2 , and may be produced by inserting the instruction DAA after the ADM instruction of that example.

Each 4 bit data quantity may be treated as a decimal number as long as it represents one of the decimal digits 0 through 9 . The TCS (transfer carry subtract) and DAA (decimal adjust accumulator) may be used to subtract two decimal numbers and produce a decimal number. In fact, the TCS instruction permits subtraction of multi-digit decimal numbers.

The process consists of generating the ten's complement of the subtrahend digit (the difference between the subtrahend digit and 10 decimal), and adding the result to the minuend digit. For instance, to subtract 2 from 7, the ten's complement of $2(10-2=8)$ is added to 7 , producing 15 decimal which, when truncated to a 4 bit quantity gives 5 (the required result). If a borrow was generated by the previous subtraction, the 9's complement of the subtrahend digit is produced to compensate for the borrow.

In detail, the procedure for subtracting one multi-digit decimal number from another is as follows:
(1) Set the carry bit = 1 indicating no borrow.
(2) Use the TCS instruction to set the accumulator to either 9 or 10 decimal.
(3) Subtract the subtrahend digit from the accumulator, producing either the 9 's or 10 's complement.
(4) Set the carry bit $=0$.
(5) Add the minuend digit to the accumulator.
(6) Use the DAA instruction to make sure the result in the accumulator is in decimal format, and to indicate a borrow in the carry bit if one occurred.

Save this result.
(7) If there are more digits to subtract, go to step 2.

Otherwise stop,

Example: Perform the decimal subtraction

$$
\begin{array}{r}
51 \\
-\quad 38 \\
\hline 13
\end{array}
$$

(I) Set carry $=1$.
(2) TCS sets accumulator $=1010 \mathrm{~B}$ and carry $=0$.
(3) Subtract the subtrahend digit 8 from the accumulator.

$$
\begin{aligned}
\text { Accumulator } & =1010 \mathrm{~B} \\
\overline{8} & =0111 \mathrm{~B} \\
\overline{\text { Carry }} & =\frac{1}{0010 \mathrm{~B}}
\end{aligned}
$$

(4) Set carry $=0$.
(5) Add minuend digit 1 to accumulator.

$$
\begin{aligned}
& \text { Accumulator }=0010 \mathrm{~B} \\
& 1=0001 \mathrm{~B} \\
& \text { Carry }=00 \\
& \frac{0}{\mathrm{~K}} 0011 \mathrm{~B}=3 \\
& \text { Carry }=0
\end{aligned}
$$

(6) DAA leaves accumulator $=3=$ first digit of result, and carry $=0$, indicating that a borrow occurred.
(7) TCS sets accumulator $=1001 \mathrm{~B}$ and carry $=0$.
(8) Subtract the subtrahend digit 3 from the accumulator.

| Accumulator |  |
| ---: | ---: |
| $\frac{1001}{3}$ |  |
| Carry | 1100 B |
|  | 1 |
|  | 0110 B |

(9) Set carry $=0$.
(10) Add minuend digit 5 to accumulator.

$$
\begin{aligned}
& \text { Accumulator }=0110 \\
& 5=0101 \mathrm{~B} \\
& \text { Carry }=00 \\
&{ }^{0} 1011 \mathrm{~B} \\
& \text { Carry }=0
\end{aligned}
$$

(11) DAA adds 6 to accumulator and sets carry $=1$, indicating that no borrow occurred.

$$
\begin{aligned}
& \text { Accumulator }=1011 \mathrm{~B} \\
& 6=0110 \mathrm{~B} \\
&=0001 \mathrm{~B}=1=\text { Second digit of result. } \\
& \text { Carry }=1
\end{aligned}
$$

Therefore the result of subtracting 38 from 51 is 13.
The following subroutine will subtract one 16 digit decimal number from another, using the following assumptions.

The minuend is stored least significant digit first in DATA RAM chip 0, register 0 .

The subtrahend is stored least significant digit first in DATA RAM chip 0, register 1.

The result will be stored least significant digit first in DATA RAM chip 0, register 0 , replacing the minuend.

Index register 8 will count the number of digits (up to 16 ) which have been subtracted.

| SD, | FIM | 2P | 0 | / REG PAIR 2P = RAM CHIP 0, REG 0 |
| :---: | :---: | :---: | :---: | :---: |
|  | FIM | 3P | 16 | / REG PAIR 3P = RAM CHIP 0 <br> / REG 1 |
|  | CLB |  |  |  |
|  | XCH | 8 |  | / SET DIGIT COUNTER $=0$ |
|  | STC |  |  | / SET CARRY $=1$ |
| SDI, | TCS |  |  | / ACCUMULATOR $=9$ OR 10 |
|  | SRC | 3P |  | / SELECT RAM REG 1 |
|  | SBM |  |  | / PRODUCE 9's OR 10's <br> / COMPIEMENT |
|  | CLC |  |  | $/ \mathrm{SET}$ CARRY $=0$ |
|  | SRC | 2P |  | / SELECT RAM REG 0 |
|  | ADM |  |  | / ADD MINUEND TO ACCUMU- <br> / Lator |
|  | DAA |  |  | / ADJUST ACCUMULATOR |
|  | WRM |  |  | / WRITE RESULT TO REG 0 |
|  | INC | 5 |  | / ADDRESS NEXT CHAR. OF RAM <br> / REG 0 |
|  | INC | 7 |  | / ADDRESS NEXT CHAR. OF RAM <br> / REG 1 |
|  | ISZ | 8 | SDI | / BRANCH IF DIGIT COUNTER < 16 <br> / (NON-ZERO). |
| DN, | BBL | 0 |  |  |

### 4.9 FLOATING POINT NUMBERS

The structure of DATA RAM chips is fully described in Section 2.3.3.
One use to which a 16 -character DATA RAM register and its 4 status characters can be put is to store a 16 digit decimal floating point number.

Such a number can be represented in the form:

$$
\pm . \mathrm{DDDDDDDDDDDDDDDD} \mathrm{*} 10 \pm \mathrm{EE}
$$

The 16 data characters of a RAM register could then be used to store the digits of the number, two status characters could be used to hold the digits of the exponent, while the remaining two status characters would hold the signs of the number and its exponent.

If a value of one is chosen to represent minus and a value of zero is chosen to represent plus, status characters 0 and 1 hold the exponent digits, status character 2 holds the exponent sign and status character 3 holds the number's sign, then the number

$$
+.1234567890812489 \times 10^{-23}
$$

would appear in a RAM register as follows:

## RAM CHIP

RAM REGISTER 0 RAM REGISTER 1 RAM REGISTER 2 RAM REGISTER 3


## APPENDIX "A"

-- INSTRUCTION SUMMARY --

This appendix provides a summary of 4004 instructions. Abbreviations used are as follows:

| ABBREVIATION | DESCRIPTION |
| :---: | :---: |
| A | The accumulator. |
| $A_{n}$ | Bit n in the accumulator, where n may have any value from 0 to 3 . |
| $A D D R$ | A read-only memory or program random-access memory address. |
| carry | The carry bit. |
| PC | The 12 bit Program Counter. |
| PCH | The high-order 4 bits of the Program Counter. |
| PCL | The low-order 4 bits of the Program Counter. |
| PCM | The middle 4 bits of the Program Counter. |
| RAM | Random-access memory. |
| REG | Any index register from 0 to 15. |
| R0 | Index register 0 . |
| Rl | Index register 1. |
| ROM | Read-only memory. |
| RP | Any index register pair from 0 P to 7 P . |
| STK | The address stack. |
| value | The number obtained by complementing each bit of value. |

(Continued):

| ABBREVIATION | DESCRIPTION |
| :--- | :--- |
| $\mathrm{X}: \mathrm{Y}$ | The value obtained by concatenating the values <br> X and Y. |
| ( ) An optional field enclosed by brackets. |  |
| Contents of register or memory enclosed by |  |
| parentheses. |  |
| Replace value on left hand side of arrow with value |  |
| on right hand side of arrow. |  |

## A. 1 INDEX REGISTER INSTRUCTIONS

## Format:

| [LABEL,] | FIN | RP |
| :---: | :---: | :---: |
|  | - or-- |  |
| [LABEL,] | INC | REG |


| Code | Description |  |
| :---: | :---: | :---: |
| FIN | $(\mathrm{RP}) \leftarrow((\mathrm{PCH}: \mathrm{R} 0: \mathrm{Rl}))$ | Load RP with 8 bits of ROM data addressed by register pair 0 . |
| INC | $(\mathrm{REG}) \longleftarrow(\mathrm{REG})+1$ | Increment register REG. |

## A. 2 INDEX REGISTER TO ACCUMULATOR INSTRUCTIONS

## Format:

[LABEE,] CODE REG

| Code | Description |  |
| :---: | :---: | :---: |
| ADD | $(A)-(A)+($ REG $)+$ ( carry $)$ | Add REG plus carry bit to accumulator. |
| SUB | $(A)-(A)+(\overline{\text { REG }})+(\overline{\text { carry }})$ | Subtract REG from accumulator with borrow. |
| LD | $(\mathrm{A}) \longrightarrow$ (REG) | Load accumulator from REG. |
| XCH | $(\mathrm{A}) \longrightarrow(\mathrm{REG})$ | Exchange contents of accumulator and REG. |

## A. 3 ACCUMULATOR INSTRUCTIONS

## Format:

[LABEL] CODE

| Code | Description |  |
| :---: | :---: | :---: |
| CLB | $(A)-0,($ carry $)-0$ | Clear both accumulator and carry. |
| CLC | (carry) - 0 | Clear carry. |
| IAC | $(A)-(A)+1$ | Increment accumulator. |
| CMC | (carry) $\rightarrow$ (carry $)$ | Complement carry |
| CMA | $(A) \leftarrow(\bar{A})$ | Complement each bit of the accumulator. |
| RAL | $A_{n+1}-A_{n},(\text { carry })$ | (carry) Rotate accumulator left through carry. |
| RAR | $A_{n}-A_{n+1}, \quad(\text { carry })<$ | (carry) Rotate accumulator right through carry. |
| TCC | $(\mathrm{A})-0 \mathrm{~A}_{0}-$ (carry) , | - 0 Transmit the value of the carry to the accumulator, then clear carry. |
| DAC | $(A)-(A)-1$ | Decrement accumulator |
| TCS | $\begin{aligned} & \text { If }(\text { carry })=0,(A)-9 \\ & \text { If }(\text { carry })=1,(A)-10 \\ & \quad(\text { carry })-0 \end{aligned}$ | Adjust accumulator for decimal subtract. |
| STC | (carry) - 1 | Set carry |
| DAA | $\begin{aligned} & \text { If }(A)>910 \text { or (carry) } \\ & =1,(A)-(A)+6 \end{aligned}$ | Adjust accumulator for decimal add. |
| KBP | Convert $\mathrm{A}_{3} \mathrm{~A}_{2} \mathrm{~A}_{1} \mathrm{~A}_{0}$ | Convert accumulator from 1 of $n$ code to binary value. |

## A. 4 IMMEDIATE INSTRUCTIONS

Format:

| [LABEL,] | FIM | RP DATA |
| :--- | :--- | :--- |
|  | - - or-- |  |
| [LABEL,] | LDM | DATA |


| Code | Description |  |
| :---: | :---: | :---: |
| FIM | $(\mathrm{RP}) \longleftarrow \sim \mathrm{DATA}$ | Load 8 bit immediate DATA into register pair RP. |
| LDM | $(\mathrm{A}) \longleftarrow$ DATA | Load 4-bit immediate DATA into the accumulator. |

## A. 5 TRANSFER OF CONTROL INSTRUCTIONS

## Format:

| [LABEL,] | JCN | CN ADDR |
| :--- | :--- | :--- |
| [LABEL,] | --or-- |  |
|  | JIN | RP |
| [LABEL,] | --or-- |  |
|  | ISZ | REG |
| [LABEL,] or- | JUN | ADDR |


| Code | Description |
| :---: | :---: |
| JUN | $(\mathrm{PCH}: \mathrm{PCM}: \mathrm{PCL})-\mathrm{ADDR}$ ( Jump to location ADDR. |
| JIN | $(\mathrm{PCM}: P C L) \longleftarrow(\mathrm{RP}) \quad \begin{aligned} & \text { Jump to the address in register } \\ & \text { pair } R P . \end{aligned}$ |
| JCN | If $C N$ true, $(P C M: P C L) — A D D R$ Jump to $A D D R$ if condition true. If CN false, $(\mathrm{PL})<(\mathrm{PL})+2$ |
| ISZ | $(\mathrm{REG})$ Increment REG. If zero, skip. <br> If result $=0,(\mathrm{PL})+1$ If non zero, jump to ADDR <br> If result $=1,(P C M: P C L)+2$  |

## A. 6 SUBROUTINE LINKAGE INSTRUCTIONS

Format:

| [LABEL,] | JMS | ADDR |
| :--- | :--- | :--- |
|  | - -or-- |  |
| [LABEL,] | BBL | DATA |


| Code | Description |  |
| :---: | :---: | :---: |
| JMS | $(S T K) \longleftarrow(P C),(P C)<A D D R$ | Call subroutine and push return address onto stack. |
| BBL | $(\mathrm{PC})-(\mathrm{STK}),(\mathrm{A})-$ DATA | Return from subroutine and load accumulator with immediate DATA. |

A. 7 NOP INSTRUCTION

Format:
[LABEL,] NOP

| Code | Description |
| :---: | :---: | :---: |
| NOP | No operation |

A. 8 MEMORY SELECTION INSTRUCTIONS

Format:
[LABEL,] SRC RP
-- or --
[LABEL,] DCL

| Code | Description |
| :---: | :---: |
| SRC | DATA BUS $-(R P)$ | \(\left.\begin{array}{l}Contents of RP select a RAM or <br>

ROM address to be used by I/O <br>

and RAM instructions.\end{array}\right\}\)| Select a particular RAM bank. |
| :--- |

$$
A-7
$$

A. 9 I/O AND RAM INSTRUCTIONS

Format:
[LABEL,] CODE

| Code | Description |  |
| :---: | :---: | :---: |
| WRM | $(\mathrm{RAM})-\mathrm{A}$ | Write accumulator to RAM. |
| WMP | RAM output port - ( $A$ ) | Write accumulator to RAM output port. |
| WRR | ROM output port - ( A ) | Write accumulator to ROM output port. |
| WPM | $(P R A M) \longleftarrow(A)$ | Write accumulator to Program RAM. |
| WRn | RAM status character $n-(A)$ | Write accumulator to RAM status character n ( $\mathrm{n}=0,1$; 2 or 3 ). |
| RDM | $(\mathrm{A}) \leftarrow \mathrm{RAM}$ | Load accumulator from RAM. |
| RDR | $(A)<$ ROM input port | Load accumulator from ROM input port. |
| RDn | $(A) \longleftarrow$ RAM status | Load accumulator from RAM status character $\mathrm{n}(\mathrm{n}=0,1,2$, or 3 ). |
| ADM | $\begin{aligned} & (A)-(A)+(\text { RAM }) \\ & +(\text { carry }) \end{aligned}$ | Add RAM data plus carry to accumulator. |
| SBM | $(A)-(A)+(\overline{\text { RAM }})+(\overline{\text { carry }})$ | Subtract RAM data from accumulator with borrow. |

## APPENDIX "B" <br> -- INSTRUCTION MACHINE CODES --

In order to help the programmer examine memory when debugging programs, this appendix provides the assembly language instruction represented by each of the 256 possible instruction code bytes.

Where an instruction occupies two bytes, only the first (code) byte is given.

## B-1

| DEC | OCTAL | HEX | MNEMONIC | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 000 | 00 | NOP |  |
| 1 | 001 | 01 | --- |  |
| 2 | 002 | 02 | --- |  |
| 3 | 003 | 03 | --- |  |
| 4 | 004 | 04 | --- |  |
| 5 | 005 | 05 | --- |  |
| 6 | 006 | 06 | ---- |  |
| 7 | 007 | 07 | --- |  |
| 8 | 010 | 08 | --- |  |
| 9 | 011 | 09 | --- |  |
| 10 | 012 | 0A | --- |  |
| 11 | 013 | 0B | --- |  |
| 12 | 014 | 0 C | --- |  |
| 13 | 015 | 0D | --- |  |
| 14 | 016 | OE | --- |  |
| 15 | 017 | 0 F | --- |  |
| 16 | 020 | 10 | JCN | $\mathrm{CN}=0$ |
| 17 | 021 | 11 | JCN | $\mathrm{CN}=1$ |
| 18 | 022 | 12 | JCN | $\mathrm{CN}=2$ |
| 19 | 023 | 13 | JCN | $\mathrm{CN}=3$ |
| 20 | 024 | 14 | JCN | $\mathrm{CN}=4$ |
| 21 | 025 | 15 | JCN | $\mathrm{CN}=5$ |
| 22 | 026 | 16 | JCN | $\mathrm{CN}=6$ |
| 23 | 027 | 17 | JCN | $\mathrm{CN}=7$ |
| 24 | 030 | 18 | JCN | $\mathrm{CN}=8$ |
| 25 | 031 | 19 | JCN | $\mathrm{CN}=9$ |
| 26 | 032 | 1 A | JCN | $\mathrm{CN}=10$ |
| 27 | 033 | 1B | JCN | $\mathrm{CN}=11$ |
| 28 | 034 | 1 C | JCN | $\mathrm{CN}=12$ |
| 29 | 035 | 1 D | JCN | $\mathrm{CN}=13$ |
| 30 | 036 | 1 E | JCN | $\mathrm{CN}=14$ |
| 31 | 037 | 1 F | JCN | $\mathrm{CN}=15$ |
| 32 | 040 | 20 | FIM OP |  |
| 33 | 041 | 21 | SRC OP |  |
| 34 | 042 | 22 | FIM 1P |  |
| 35 | 043 | 23 | SRC 1P |  |
| 36 | 044 | 24 | FIM 2P |  |
| 37 | 045 | 25 | SRC 2P |  |
| 38 | 046 | 26 | FIM 3P |  |
| 39 | 047 | 27 | SRC 3P |  |
| 40 | 050 | 28 | FIM 4P |  |


| DEC | OCTAL | HEX | MNEMONIC |  | COMMENT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 41 | 051 | 29 | SRC | 4P |  |
| 42 | 052 | 2A | FIM | 5 P |  |
| 43 | 053 | 2B | SRC | 5P |  |
| 44 | 054 | 2C | FIM | 6 P |  |
| 45 | 055 | 2D | SRC | 6 P |  |
| 46 | 056 | 2E | FIM | 7 P |  |
| 47 | 057 | 2 F | SRC | 7 P |  |
| 48 | 060 | 30 | FIN | 0 P |  |
| 49 | 061 | 31 | JIN | OP |  |
| 50 | 062 | 32 | FIN | 1 P |  |
| 51 | 063 | 33 | JIN | 1 P |  |
| 52 | 064 | 34 | FIN | 2 P |  |
| 53 | 065 | 35 | JIN | 2 P |  |
| 54 | 066 | 36 | FIN | 3 P |  |
| 55 | 067 | 37 | JIN | 3 P |  |
| 56 | 070 | 38 | FIN | 4P |  |
| 57 | 071 | 39 | JIN | 4P |  |
| 58 | 072 | 3A | FIN | 5 P |  |
| 59 | 073 | 3B | JIN | 5 P |  |
| 60 | 074 | 3 C | FIN | 6 P |  |
| 61 | 075 | 3 D | JIN | 6 P |  |
| 62 | 076 | 3E | FIN | 7 P |  |
| 63 | 077 | 3 F | JIN | 7 P |  |
| 64 | 100 | 40 | JUN | ) |  |
| 65 | 101 | 41 | JUN |  |  |
| 66 | 102 | 42 | JUN |  |  |
| 67 | 103 | 43 | JUN |  |  |
| 68 | 104 | 44 | JU.N |  |  |
| 69 | 105 | 45 | JUN |  |  |
| 70 | 106 | 46 | JUN |  | Second hex digit is |
| 71 | 107 | 47 | JUN |  | part of jump address. |
| 72 | 110 | 48 | JUN |  |  |
| 73 | 111 | 49 | JUN |  |  |
| 74 | 112 | 4A | JUN |  |  |
| 75 | 113 | 4B | JUN |  |  |
| 76 | 114 | 4 C | JUN |  |  |
| 77 | 115 | 4D | JUN |  |  |
| 78 | 116 | 4E | JUN |  |  |
| 79 | 117 | 4 F | JUN |  |  |
| 80 | 120 | 50 | JMS |  |  |
| 81 | 121 | 51 | JMS | ) |  |


| DEC | OCTAL | HEX | MNEMONIC | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 82 | 122 | 52 | JMS |  |
| 83 | 123 | 53 | JMS |  |
| 84 | 124 | 54 | JMS |  |
| 85 | 125 | 55 | JMS |  |
| 86 | 126 | 56 | JMS |  |
| 87 | 127 | 57 | JMS | Second hex digit |
| 88 | 130 | 58 | JMS | is part of jump |
| 89 | 131 | 59 | JMS | address. |
| 90 | 132 | 5A | JMS |  |
| 91 | 133 | 5B | JMS |  |
| 92 | 134 | 5 C | JMS |  |
| 93 | 135 | 5D | JMS |  |
| 94 | 136 | 5 E | JMS |  |
| 95 | 137 | 5 F | JMS |  |
| 96 | 140 | 60 | INC 0 |  |
| 37 | 141 | 61 | INC 1 |  |
| 98 | 142 | 62 | INC 2 |  |
| 99 | 143 | 63 | INC |  |
| 100 | 144 | 64 | INC 4 |  |
| 101 | 145 | 65 | INC 5 |  |
| 102 | 146 | 66 | INC 6 |  |
| 103 | 147 | 67 | INC 7 |  |
| 104 | 150 | 68 | INC 8 |  |
| 105 | 151 | 69 | INC 9 |  |
| 106 | 152 | 6 A | INC 10 |  |
| 107 | 153 | 6B | INC 11 |  |
| 108 | 154 | 6 C | INC 12 |  |
| 109 | 155 | 6 D | INC 13 |  |
| 110 | 156 | 6 E | INC 14 |  |
| 111 | 157 | 6 F | INC 15 |  |
| 112 | 160 | 70 | ISZ 0 |  |
| 113 | 161 | 71 | ISZ 1 |  |
| 114 | 162 | 72 | ISZ 2 |  |
| 115 | 163 | 73 | ISZ 3 |  |
| 116 | 164 | 74 | ISZ 4 |  |
| 117 | 165 | 75 | ISZ 5 |  |
| 118 | 166 | 76 | ISZ 6 |  |
| 119 | 167 | 77 | ISZ 7 |  |
| 120 | 170 | 78 | ISZ 8 |  |
| 121 | 171 | 79 | ISZ 9 |  |
| 122 | 172 | 7 A | ISZ 10 |  |

B-4

| DEC | OCTAL | HEX | MNEMONIC | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 123 | 173 | 7B | ISZ 11 |  |
| 124 | 174 | 7 C | ISZ 12 |  |
| 125 | 175 | 7 D | ISZ 13 |  |
| 126 | 176 | 7 E | ISZ 14 |  |
| 127 | 177 | 7 F | ISZ 15 |  |
| 128 | 200 | 80 | ADD 0 |  |
| 129 | 201 | 81 | ADD 1 |  |
| 130 | 202 | 82 | ADD 2 |  |
| 131 | 203 | 83 | ADD 3 |  |
| 132 | 204 | 84 | ADD 4 |  |
| 133 | 205 | 85 | ADD 5 |  |
| 134 | 206 | 86 | ADD 6 |  |
| 135 | 207 | 87 | ADD 7 |  |
| 136 | 210 | 88 | ADD 8 |  |
| 137 | 211 | 89 | ADD 9 |  |
| 138 | 212 | 8A | ADD 10 |  |
| 139 | 213 | 8B | ADD 11 |  |
| 140 | 214 | 8 C , | ADD 12 |  |
| 141 | 215 | 8 D | ADD 13 |  |
| 142 | 216 | 8 E | ADD 14 |  |
| 143 | 217 | 8 F | ADD 15 |  |
| 144 | 220 | 90 | SUB 0 |  |
| 145 | 221 | 91 | SUB 1 |  |
| 146 | 222 | 92 | SUB 2 |  |
| 147 | 223 | 93 | SUB 3 |  |
| 148 | 224 | 94 | SUB 4 |  |
| 149 | 225 | $95^{3}$ | SUB 5 |  |
| 150 | 226 | 96 | SUB 6 |  |
| 151 | 227 | 97 | SUB 7 |  |
| 152 | 230 | 98 | SUB 8 |  |
| 153 | 231 | 99 | SUB 9 |  |
| 154 | 232 | 9A | SUB 10 |  |
| 155 | 233 | 9 B | SUB 11 |  |
| 156 | 234 | 9 C | SUB 12 |  |
| 157 | 235 | 9D | SUB 13 |  |
| 158 | 236 | 9E | SUB 14 |  |
| 159 | 237 | 9 F | SUB 15 |  |
| 160 | 240 | A0 | LD 0 |  |
| 161 | 241 | Al | LD 1 |  |
| 162 | 242 | A2 | LD 2 |  |
| 163 | 243 | A3 | LD 3 |  |


| DEC | OCTAL | HEX | MNEMONIC | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 164 | 244 | A4 | LD 4 |  |
| 165 | 245 | A5 | LD 5 |  |
| 166 | 246 | A6 | LD 6 |  |
| 167 | 247 | A7 | LD 7 |  |
| 168 | 250 | A8 | LD 8 |  |
| 169 | 251 | A9 | LD 9 |  |
| 170 | 252 | AA | LD 10 |  |
| 171 | 253 | AB | LD 11 |  |
| 172 | 254 | AC | LD 12 |  |
| 173 | 255 | AD | LD 13 |  |
| 174 | 256 | AE | LD 14 |  |
| 175 | 257 | AF | LD 15 |  |
| 176 | 260 | B0 | XCH 0 |  |
| 177 | 261 | B1 | XCH 1 |  |
| 178 | 262 | B2 | XCH 2 |  |
| 179 | 263 | B3 | XCH 3 |  |
| 180 | 264 | B4 | XCH 4 |  |
| 181 | 265 | B5 | XCH 5 |  |
| 182 | 266 | B6 | XCH 6 |  |
| 183 | 267 | B7 | XCH 7 |  |
| 184 | 270 | B8 | XCH 8 |  |
| 185 | 271 | B9 | XCH 9 |  |
| 186 | 272 | BA | XCH 10 |  |
| 187 | 273 | BB | XCH 11 |  |
| 188 | 274 | BC | XCH 12 |  |
| 189 | 275 | BD | XCH 13 |  |
| 190 | 276 | BE | XCH 14 |  |
| 191 | 277 | BF | XCH 15 |  |
| 192 | 300 | C0 | BBL 0 |  |
| 193 | 301 | Cl | BBL 1 |  |
| 194 | 302 | C2 | BBL 2 |  |
| 195 | 303 | C3 | BBL 3 |  |
| 196 | 304 | C4 | BBL 4 |  |
| 197 | 305 | C5 | BBL 5 |  |
| 198 | 306 | C6 | BBL 6 |  |
| 199 | 307 | C7 | BBL 7 |  |
| 200 | 310 | C8 | BBL 8 |  |
| 201 | 311 | C9 | BBL 9 |  |
| 202 | 312 | CA | BBL 10 |  |
| 203 | 313 | CB | BBL 11 |  |
| 204 | 314 | CC | BBL 12 |  |

$$
B-6
$$

| DEC | OCTAL | HEX | MNEMONIC | COMMENT |
| :---: | :---: | :---: | :---: | :---: |
| 205 | 315 | CD | BBL 13 |  |
| 206 | 316 | CE | BBL 14 |  |
| 207 | 317 | CF | BBL 15 |  |
| 208 | 320 | D0 | LDM 0 |  |
| 209 | 321 | D1 | LDM 1 |  |
| 210 | 322 | D2 | LDM 2 |  |
| 211 | 323 | D3 | LDM 3 |  |
| 212 | 324 | D4 | LDM 4 |  |
| 213 | 325 | D5 | LDM 5 |  |
| 214 | 326 | D6 | LDM 6 |  |
| 215 | 327 | D7 | LDM 7 |  |
| 216 | 330 | D8 | LDM 8 |  |
| 217 | 331 | D9 | LDM 9 |  |
| 218 | 332 | DA | LDM 10 |  |
| 219 | 333 | DB | LDM 11 |  |
| 220 | 334 | DC | LDM 12 |  |
| 221 | 335 | DD | LDM 13 |  |
| 222 | 336 | DE | LDM 14 |  |
| 223 | 337 | DF | LDM 15 |  |
| 224 | 340 | E0 | WRM |  |
| 225 | 341 | El | WMP |  |
| 226 | 342 | E2 | WRR |  |
| 227 | 343 | E3 | WPM |  |
| 228 | 344 | E4 | WR0 |  |
| 229 | 345 | E5 | WR1 |  |
| 230 | 346 | E6 | WR2 |  |
| 231 | 347 | E7 | WR3 |  |
| 232 | 350 | E8 | SBM |  |
| 233 | 351 | E9 | RDM |  |
| 234 | 352 | EA | RDR |  |
| 235 | 353 | EB | ADM |  |
| 236 | 354 | EC | RD0 |  |
| 237 | 355 | ED | RD1 |  |
| 238 | 356 | EE | RD2 |  |
| 239 | 357 | EF | RD3 |  |
| 240 | 360 | F0 | CLB |  |
| 241 | 361 | Fl | CLC |  |
| 242 | 362 | F2 | IAC |  |
| 243 | 363 | F3 | CMC |  |
| 244 | 364 | F4 | CMA |  |
| 245 | 365 | F5 | RAL |  |


| DEC | OCTAL | HEX | MNEMONIC | COMMENT |
| :---: | :---: | :--- | :--- | :--- |
|  |  |  |  |  |
| 246 | 366 | F6 | RAR |  |
| 247 | 367 | F7 | TCC |  |
| 248 | 370 | F8 | DAC |  |
| 249 | 371 | F9 | TCS |  |
| 250 | 372 | FA | STC |  |
| 251 | 373 | FB | DAA |  |
| 252 | 374 | FC | KBP |  |
| 253 | 375 | FD | DCL |  |
| 254 | 376 | FE | $-\cdots$ |  |
| 255 | 377 | FF | - |  |
|  |  |  |  |  |

$$
\frac{\text { APPENDIX "C" }}{- \text { - ASCII TABLE-- }}
$$

The 4004 uses a seven-bit ASCII code, which is the normal 8 bit ASCII code with the parity (high order) bit always reset.

| Graphic or Control | ASCII (Hexadecimal) |
| :--- | :--- |
| NULL | 00 |
| SOM | 01 |
| EOA | 02 |
| EOM | 04 |
| EOT | 05 |
| WRU | 06 |
| RU | 07 |
| BELL | 08 |
| FE | 09 |
| H.Tab | 0 A |
| Line Feed | $0 B$ |
| V.Tab | 0 C |
| Form | 0 D |
| Return | 0 E |
| SO | 0 F |
| SI | 10 |
| DCO | 11 |
| X-On | 12 |
| Tape Aux. On | 13 |
| X-Off | 14 |
| Tape Aux. Off | 15 |
| Error | 16 |
| Sync | 17 |
| LEM | 18 |
| S0 | 19 |
| Sl | $1 A$ |
| S2 | $1 B$ |
| S3 | 1 C |
| S4 | $1 D$ |
| S5 | $1 F$ |
| S6 |  |
| S7 |  |
|  |  |
|  |  |


| Graphic or Control | ASCII Hexadecimal |
| :---: | :---: |
| ACK | 7 C |
| Alt. Mode | 7 D |
| Rubout | 7 F |
| $\because 1$ | 21 |
| " | 22 |
| \# | 23 |
| \$ | 24 |
| \% | 25 |
| \& | 26 |
| ' | 27 |
| 1 | 28 |
| ) | 29 |
| * | 2A |
| + | - 2 B |
| , | $\bigcirc 2 \mathrm{C}$ |
| - | - 2 D |
|  | 2E |
| / | 2 F |
| : | 3A |
| ; | 3 B |
| $<$ | - 3C |
| $=$ | 3D |
| $>$ | - 3 E |
| ? | 3F |
| [ | 5B |
| / | 5 C |
| ] | 5D |
| * | 5 E |
| $\leftarrow$ | 5 F |
| @ | 40 |
| blank | 20 |
| 0 | 30 |
| 1 | 31 |
| 2 | 32 |
| 3 | 33 |
| 4 | 34 |
| 5 | 35 |
| 6 | 36 |
| 7 | 37 |
| 8 | 38 |
| 9 | 39 |

$$
\mathrm{C}-2
$$

| Graphic or Control | ASCII Hexadecimal |
| :---: | :---: |
| A | 41 |
| B | 42 |
| C | 43 |
| D | 44 |
| E | 45 |
| F | 46 |
| G | 47 |
| H | 48 |
| I | 49 |
| J | 4 A |
| K | 4 B |
| L | 4 C |
| M | 4 D |
| N | 4 E |
| O | 4 F |
| Q | 50 |
| R | 51 |
| S | 52 |
| T | 53 |
| U | 54 |
| V | 55 |
| W | 56 |
| X | 57 |
| Z | 58 |

APPENDIX "D"
-- BINARY-DECIMAL-HEXADECIMAL CONVERSION TABLES --

D-1

## HEXADECIMAL ARITHMETIC

ADDITION TABLE

| 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 02 | 03 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | 0 | OD | OE | OF | 10 |
| 2 | 03 | 04 | 05 | 08 | 07 | 08 | 09 | OA | 08 | $O$ | 00 | OE | OF | 10 | 11 |
| 3 | 04 | 05 | 06 | 07 | 08 | 09 | OA | OB | $0 C$ | OD | OE | OF | 10 | 11 | 12 |
| 4 | 05: | 06 | 07 | 08 | 09 | OA | OB | $0 C$ | OD | OE | OF | 10 | 11 | 12 | 13 |
| 5 | 06 | 07 | 08 | 09 | OA | OB | 0 | OD | OE | OF | 10 | 11 | 12 | 13 | 14 |
| 6 | 07 | 08 | 09 | OA | OB | $\infty$ | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 |
| 7 | 08 | 09 | OA | OB | $\propto$ | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
| 8 | 09 | OA | OB | $\propto$ | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 |
| 9 | OA | OB | $\bigcirc$ | 00 | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 |
| A | ${ }^{\text {OB }}$ | $\infty$ | 00 | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 |
| B | $0 C$ | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A |
| C | OD | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | 18 |
| D | OE | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | IA | 18 | 1 C |
| E | OF | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | IA | 18 | 1 C | 10 |
| F | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 1A | IB | 1 C | 10 | IE |

MULTIPLICATION TABLE

| 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | $F$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | 04 | 06 | 08 | OA | $\infty$ | OE | 10 | 12 | 14 | 16 | 18 | IA | 1 C | IE |
| 3 | 06 | 09 | 0 | OF | 12 | 15 | 18 | 18 | IE | 21 | 24 | 27 | 2A | 2 D |
| 4 | 08 | $\infty$ | 10 | 14 | 18 | 1 C | 20 | 24 | 28 | 2 C | 30 | 34 | 38 | 3 C |
| 5 | OA | OF | 14 | 19 | IE | 23 | 28 | 2D | 32 | 37 | 3 C | 41 | 46 | 4B |
| 6 | $0 C$ | 12 | 18 | IE | 24 | 2A | 30 | 36 | 3 C | 42 | 48 | 4E | 54 | 5A |
| 7 | OE | 15 | 1C | 23 | 2A | 31 | 38 | 3 F | 46 | 4D | 54 | 58 | 62 | 69 |
| 8 | 10 | 18 | 20 | 28 | 30 | 38 | 40 | 48 | 50 | 58 | 60 | 68 | 70 | 78 |
| 9 | 12 | 18 | 24 | 2D | 36 | 3 F | 48 | 51 | 5A | 63 | 6 C | 75 | 7 E | 87 |
| A | 14 | IE | 28 | 32 | $3 C$ | 46 | 50 | 5A | 64 | 6 E | 78 | 82 | ${ }^{8 C}$ | 96 |
| B | 16 | 21 | 2 C | 37 | 42 | 4D | 58 | 63 | 6 E | 79 | 84 | 8 F | 9A | A5 |
| C | 18 | 24 | 30 | $3 C$ | 48 | 54 | 60 | 6 C | 78 | 84 | 90 | 9 C | A8 | B4 |
| D | 1A | 27 | 34 | 41 | $4 E$ | 5B | 68 | 75 | 82 | 8 F | ${ }^{9} \mathrm{C}$ | A9 | B6 | C3 |
| E | 1 C | 2A | 38 | 46 | 54 | 62 | 70 | 7 E | 8C | 9A | A8 | 86 | C4 | D2 |
| F | 1E | 2D | 3 C | 48 | 5A | 69 | 78 | 87 | 96 | A5 | 84 | C3 | D2 | E1 |

D-2

## POWERS OF TWO

```
            2n}=\mp@subsup{2}{}{-n
    10 1.0
    2 1 0.5
    4 2 0.25
8 3 0.125
16 40.082 }
{0.082 3
l
7 7 0.007812 3
256 8-0.003 906 25
P 0.001953 125
l O24 10 0.000 976 562 5
2048 11 0.000488 281 25
4096 12 0.000 244140 625
8192 13 0.000 122 070 312 5
16 384 14 0.000 05t 035 156 25
```



```
65 536 10 0.000 015 258 789 052 5
131 072 17 0.000 007 629 394 531 25
262 144 18 0.000 003 814 697 265 625
524 268 18 0.000 001 007 348 632 812 5
lllll
2007 152 21, 0.000 000 476 837 158 203 125
4184 304 22 0.000 000 238418 579 101 552 5
0.388 608 23 0.000 000 119 209 200 550 781 25
16}777216 24 0.000 000 059 804 644 715 390.675
33
67 100684 26 0.000 000 014 901 101 193 847 856 25
```



```
268 135 156 28 0.000 000 003 725 290 298 461 914.002 s
536 870 912 29 0:000 000 001 852 645 149 230 957 031 25
l073
```



```
4294967 296 32 0.000 000 000 232 830 643 653 809 628 800 25
8589934 592 33 0.000 000 000 116 415 321 826 934 814 453 125
```



```
44 359 738 368 35 0.000.000 000 029 103 83, A56 733 703 613 281 25
68 719 176 736 36 0.000 000000 014 351 915 228 366 851 806 640 625
137 438 953 472 37 0.000000000 007 275.957 614 183 425 903 320 312 5
274 877 906 944 38,0.000000000003 637 978 807 091 712 951 660 15s 25
549}7358138880390.000 000 000 001 818 989 403 545 856 475 830 078 125
    1099 511 627 776 40 0.000000000 000 900 494701 772 928 23 915039062 5
    2 199 023 255 352 41 c.000000 000 000 454 747 350 886 454.118 957 519 531 25
    4 398 046 511 104 42 0.000000000 000 227 373 675 443 2320594788759 765 625
    0796 093 022 208 43 0.000 000 000 000 113 686 837 721 616 029 739 379 882 812 5
    17 592 l8s 044 116 44 0.000 000 000 000 056 843 418 6.608008 014 869 689 941 405 25
    35}18
    70 358 744 177 654 46 0.000 000 000000 014 210 854 715 202 003 717 422 485 351 562 5
```



```
    281474 976 710 656 48,0.000 000 000 000 003 552 713 678 800 500 929 355 621 337 890 625
    562949953 121 312 49 0.0000000000000 001 776 358 839 400 250464 877 810 658 945 312 5
    | 125 899 908 842 624 50 0.000000 000 000 000 888 178 419 700 125 232 338 905 334 472 656 25
    2251799813 685 248 51 0.000000000000 0004444089 209 850 062 616 169 452 667 236 328 125
    4 501 509 627 370 496 52 0.000 000 000 000 000 222 044 604 925 031 308 084 726 333 618 164 062 5
    9007 199 254 740 992 553 0.000000000 000 000 111 022 302 462 515 654 042 363 166,809 082 031 25
18 014 398 509 <81 984 54 0.000000 000000000 055 511 151 231 257 827 021 181 583 404 541 015 625
36 028 797 010 963 968 55 0.000 000 000 000 000 027 753 375 615 628 913 510 590 791 702 270 507 612 s
72057 594 037 927 935 56 0.000 000 000 000 000 013 877 787 807 814 456 755 295 395 851 135 253 906 25
144 115 188 075 855 672 57 0.000 000000000 000 006 938 893 903 907 228 377 647 607 925 567 626 953 125
288 230 376 151.711744 58 0.000 000 000 000 000 003 469446 951953 614 180 823 848962 783 813 476 562 5
576460 752 303 423 488. 59 0.000000 000 000 000 001 734 723 475 976 807 004 411 924481 391 900 738 281 25
| 152921 504 605 846 976 00 0.000 000 000 000 000 000 857 331 737 988 403 547 205 962 240 695 953 369 140 625
```



```
4611 68S 018 427 387904 62 0.000 000 000000 000000 218 840 434 497 100 886 801 400 560 173 988 342 285 150 25
```



```
D-3
```



## HEXADECIMAL.DECIMAL INTEGER CONVERSION

The table below provides for direct conversions betweon hexadecimal integersin the range 0-FFF and decimal integers in, the range 0-4095. For conversion of larger integers, the table values may be added to the following figures:


HEXADECIMAL-DECIMAL INTEGER CONVERSION (Cont.)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | 8 | $C$ | 0 | $E$ | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 100 | 0256 | 0257 | 0258 | 0259 | 0260 | 0261 | 0262 | 0263 | 0264 | 0265 | 0268 | 0267 | 0268 | 0269 | 0270 | 0271 |
| 110 | 0272 | 0273 | 0274 | 0275 | 0276 | 0277 | 0278 | 0279 | 0280 | 0281 | 0282 | 0283 | 0284 | 0285 | 0286 | 0287 |
| 120 | 0288 | 0289 | 0290 | 0291 | 0292 | 0293 | 0294 | 0295 | 0296 | 0297 | 0298 | 0299 | 0300 | 0301 | 0302 | 0303 |
| 130 | 0304 | 0305 | 0306 | 0307 | 0308 | 0309 | 0310 | 0311 | 0312 | 0313 | 0314 | 0315 | 0316 | 0317 | 0318 | 0319 |
| 140 | 0320 | 0321 | 0322 | 0323 | 0324 | 0325 | 0326 | 0327 | 0328 | 0329 | 0330 | 0331 | 0332 | 0333 | 0334 | 0335 |
| 150 | 0336 | 0337 | 0338 | 0339 | 0340 | 0341 | 0342 | 0343 | 0344 | 0345 | 0346 | 0347 | 0348 | 0349 | 0350 | 0351 |
| 160 | 0352 | 0353 | 0354 | 0355 | 0356 | 0357 | 0358 | 0359 | 0380 | 0351 | 0362 | 0363 | 0364 | 0365 | 0366 | 0387 |
| 170 | 0368 | 0369 | 0370 | 0371 | 0372 | 0373 | 0374 | 0375 | 0376 | 0377 | 0378 | 0379 | 0380 | 0381 | 0382 | 0383 |
| 180 | 0384 | 0385 | 0386 | 0387 | 0388 | 0389 | 0390 | 0391 | 0392 | 0393 | 0394 | 0395 | 0396 | 0397 | 0398 | 0399 |
| 190 | 0400 | 0401 | 0402 | 0403 | 0404 | 0405 | 0406 | 0407 | 0408 | 0409 | 0410 | 0411 | 0412 | 0413 | 0414 | 0415 |
| 1AO | 0416 | 0417 | 0418 | 0419 | 0420 | 0421 | 0422 | 0423 | 0424 | 0425 | 0426 | 0427 | 0428 | 0429 | 0430 | 0431 |
| 180 | 0432 | 0433 | 0434 | 0435 | 0436 | 0437 | 0438 | 0439 | 0440 | 0441 | 0442 | 0.43 | 0444 | 0445 | 0446 | 0447 |
| 1 CO | 0448 | 0449 | 0450 | 0451 | 0452 | 0453 | 0454 | 0455 | 0456 | 0457 | 0458 | 0459 | 0460 | 0481 | 0462 | 0463 |
| 100 | 0464 | 0465 | 0466 | 0467 | 0468 | 0469 | 0470 | 0.471 | 0472 | 0473 | 0474 | 0475 | 0476 | 0477 | 0478 | 0479 |
| IEO | 0480 | 0481 | 0482 | 0483 | 0484 | 0485 | 0486 | 0487 | 0488 | 0489 | 0490 | 0491 | 0492 | 0493 | 0494 | 0495 |
| Ifo | 0496 | 0497 | 0498 | 0499 | 0500 | 0501 | 0502 | 0503 | 0504 | 0505 | 0506 | 0507 | 0508 | 0509 | 0510 | 0511 |
| 200 | 0512 | 0513 | 0514 | 0515 | 0516 | 0517 | 05i8 | 0519 | 0520 | 0521 | 052? | 0523 | 0524 | 0525 | 0526 | 0527 |
| 210 | 0528 | 0529 | 0530 | 0531 | 0532 | 0533 | 0534 | 0535 | 0536 | 0537 | 0538 | 0539 | 0540 | 0541 | 0542 | 0543 |
| 220 | 0544 | 0545 | 0546 | 0547 | 0548 | 0549 | 0550 | 0551 | 0552 | 0553 | 0554 | 0555 | 0556 | 0557 | 0558 | 0559 |
| 230 | 0560 | 0561 | 0562 | 0563 | 0564 | 0565 | 0566 | 0567 | 0568 | 056? | 0570 | 0571 | 0572 | 0573 | 0574 | 0575 |
| 240 | 0576 | 0577 | 0578 | 0579 | 0580 | 0581 | 0582 | 0583 | 0584 | 0585 | 0586 | 0587 | 0588 | 0589 | 0590 | 0591 |
| 250 | 0592 | 0593 | 0594 | 0595 | 0598 | 0597 | 0598 | 0599 | 0600 | 0601 | 0602 | 0603 | 0804 | 0605 | 0scos | 0607 |
| 260 | 0608 | 0809 | 0810 | 0611 | 0612 | 0613 | 0614 | 0815 | MS 16 | OS17 | 0818 | 0819 | 0620 | 0621 | 0622 | 0623 |
| 270 | 0624 | $0 \leq 25$ | 0620 | O627 | 0628 | 0829 | 0630 | 0631 | 0632 | 0533 | 0634 | $0 \times 35$ | OS36 | 0837 | 0838 | 0639 |
| 280 | 0640 | 0541 | 0642 | 0643 | 0644 | 0645 | 0646 | 0647 | 0848 | 0649 | 0650 | 0851 | 0052 | 0653 | 0854 | 0655 |
| 290 | 0856 | 0857 | 0658 | 0859 | 0660 | 0861 | 0862 | 0.563 | 0684 | 0665 | 0666 | 0867 | 0668 | 0668 | 0670 | 0671 |
| 2AO | 0672 | 0673 | 0674 | 0675 | 0876 | 0577 | 0678 | 0879 | 0880 | 0681 | 0682 | 0883 | 0684 | 0685 | 0686 | 0687 |
| 280 | 0688 | 0889 | 0690 | 0691 | 0692 | 0693 | 0694 | 0695 | $05 \%$ | 0697 | 0698 | 0699 | 0700 | 0701 | 0702 | 0703 |
| 2 C 0 | 0704 | 0705 | 0706 | 0707 | 0708 | 0709 | 0710 | 0711 | 0712 | 0713 | 0714 | 0715 | 0716 | 0717 | 0718 | 0719 |
| 200 | 0720 | 0721 | 0722 | 0723 | 0724 | 0725 | 0726 | 0727 | 0728 | 0729 | 0730 | 0731 | 0732 | 0733 | 0734 | 0735 |
| 2E0 | 0736 | 0737 | 0738 | 0739 | 0740 | 0741 | 0742 | 0743 | 0744 | 0745 | 0746 | 0747 | 0748 | 0749 | 0750 | 0751 |
| 2 F 0 | 0752 | 0753 | 0754 | 0755 | 0756 | 0757 | 0758 | 0759 | 0760 | 0761 | 0762 | 0763 | 0764 | 0765 | 0766 | 0767 |
| 300 | 0768 | 0769 | 0770 | 0771 | 0772 | 0773 | 0774 | 0775 | 0776 | 0777 | 0778 | 0779 | 0780 | 0781 | 0782 | 0783 |
| 310 | 0784 | 0785 | 0788 | 0787 | 0788 | 0789 | 0790 | 0791 | 0792 | 0793 | 0794 | 0795 | 0796 | 0797 | 0798 | 0799 |
| 320 | 0800 | 0801 | 0802 | 0803 | 0804 | 0805 | 0806 | 0807 | 0808 | 0809 | 0810 | 0811 | 0812 | 0813 | 0814 | 0815 |
| 330 | 0816 | 0817 | 0818 | 0819 | 0820 | 0821 | 0822 | 0823 | 0824 | 0825 | 0826 | 0827 | 0828 | 0829 | 0830 | 0831 |
| 340 | 0832 | 0833 | 0834 | 0835 | 0836 | 0837 | 0838 | 0839 | 0840 | 0841 | 0842 | 0843 | 0844 | 0845 | 0846 | 0847 |
| 350 | 0848 | 0849 | 0850 | 0851 | 0852 | 0853 | 0854 | 0855 | 0856 | 0857 | 0858 | 0859 | 0850 | 0861 | 0862 | 0883 |
| 360 | 0884 | 0865 | 0856 | 0867 | 0868 | 0869 | 0870 | 0871 | 0872 | 0873 | 0874 | 0875 | 0876 | 0877 | 0878 | 0879 |
| 370 | 0880 | 0881 | 0882 | 0883 | 0884 | 0885 | 0886 | 0887 | 0888 | 0889 | 0890 | 0891 | 0892 | 0893 | 0894 | 0895 |
| 380 | 0896 | 0897 | 0898 | 0899 | 0900 | 0901 | 0902 | 0903 | 0904 | 0905 | 0906 | 0007 | 0908 | 0909 | 0910 | 0911 |
| 390 | 0912 | 0913 | 0914 | 0915 | 0916 | 0917 | 0918 | 0919 | 0920 | 0921 | 0922 | 0923 | 0924 | 0925 | 0926 | 0927 |
| 3A0 | 0928 | 0929 | 0930 | 0931 | 0932 | 0933 | 0934 | 0935 | 0936 | 0937 | 0938 | 0939 | 0940 | 0941 | 0942 | 0943 |
| 380 | 0944 | 0945 | 0946 | 0947 | 0948 | 0949 | 0950 | 0951 | 0952 | 0953 | 0854 | 0955 | 0956 | 0957 | 0958 | 0959 |
| 3 CO | 0960 | 0961 | 0962 | 0963 | 0964 | 0965 | 0966 | 0967 | 0968 | 0969 | 0970 | 0971 | 0972 | 0973 | 0974 | 0975 |
| 300 | 0876 | 0977 | 0978 | 0979 | 0980 | 0981 | 0982 | 0983 | 0984 | 0985 | 0986 | 0987 | 0988 | 0989 | 0990 | 0991 |
| 3E0 | 0992 | 0993 | 0994 | 0995 | 08\% | 0997 | 0998 | 0959 | 1000 | 1001 | 1002 | 1003 | 1004 | 1005 | 1006 | 1007 |
| $3 F 0$ | 1008 | 1009 | 1010 | 1011 | 1012 | 1013 | 1014 | 1015 | 1016 | 1017 | 1018 | 1019 | 1020 | 1021 | 1022 | 1023 |

$$
D-6
$$

HEXADECIMAL-DECIMAL INTEGER CONVERSION (Cont.)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | $F$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 400 | 1024 | 1025 | 1026 | 1027 | 1028 | 1029 | 1030 | 1031 | 1032 | 1033 | 1034 | 1035 | 1036 | 1037 | 1038 | 1039 |
| 410 | 1040 | 1041 | 1042 | 1043 | 1044 | 1045 | 1045 | 1047 | 1048 | 1049 | 1050 | 1051 | 1052 | 1053 | 1054 | 1055 |
| 420 | 1056 | 1057 | 1058 | 1059 | 1050 | 1061 | $10 \leq 2$ | 1063 | 1064 | 1065 | 1086 | 1067 | 1068 | 1069 | 1070 | 1071 |
| 430 | 1072 | 1073 | 1074 | 1075 | 1076 | 1077 | 1078 | 1079 | 1080 | 1081 | 1082 | 1083 | 1084 | 1085 | 1086 | 1087 |
| 440 | 1088 | 1089 | 1090 | 1091 | 1092 | 1093 | 1094 | 1095 | 1096 | 1097 | 1098 | 1099 | 1100 | 1101 | 1102 | 1103 |
| 450 | 1104 | 1105 | 1106 | 1107 | 1108 | 1109 | 1110 | 1111 | 1112 | 1113 | 1114 | 1115 | 1116 | 1117 | 1118 | 1119 |
| 460 | 1120 | 1121 | 1122 | 1123 | 1124 | 1125 | 1126 | 1127 | 1128 | 1129 | 1130 | 1131 | 1132 | 1133 | 1134 | 1135 |
| 470 | 1136 | 1137 | 1138 | 1139 | 1140 | 1141 | 1142 | 1143 | 1144 | 1145 | 1146 | 1147 | 1148 | 1149 | 1150 | 1151 |
| 480 | 1152 | 1153 | 1154 | 1155 | 1156 | 1157 | 1158 | 1159 | 1160 | 1161 | 1162 | 1163 | 1164 | 1165 | 1166 | 1167 |
| 490 | 1168 | 1169 | 1170 | 1171 | 1172 | 1173 | 1174 | 1175 | 1176 | 1177 | 1178 | 1179 | 1180 | 1181 | 1182 | 1183 |
| 4AO | 1184 | 1185 | 1186 | 1187 | 1188 | 1189 | 1190 | 1191 | 1192 | 1193 | . 1194 | 1195 | 1196 | 1197 | 1198 | 1199 |
| 480 | 1200 | 1201 | 1202 | 1203 | 1204 | 1205 | 1206 | 1207 | 1208 | 1209 | 1210 | 1211 | 1212 | 1213 | 1214 | 1215 |
| ACO | 1216 | 1217 | 1218 | . 1219 | 1220 | 1221 | 1222 | 1223 | 1224 | 1225 | 1226 | 1227 | 1228 | 1229 | 1230 | 1231 |
| 4D0 | 1232 | 1233 | 1234 | 1235 | 1236 | 1237 | 1238 | 1239 | 1240 | 1241 | 1242 | 1243 | 1244 | 1245 | 1246 | 1247 |
| 4 EO | 1248 | 1249 | 1250 | 1251 | 1252 | 1253 | 1254 | 1255 | 1256 | 1257 | 1258 | 1259 | 1260 | 1261 | 1262 | 1263 |
| 450 | 1264 | 1265 | 1266 | 1267 | 1268 | 1269 | 1270 | 1271 | 1272 | 1273 | 1274 | 1275 | 12.6 | 1277 | 1278 | 1279 |
| 500 | 1280 | 1281 | 1282 | 1283 | 1284 | 1285 | 1288 | 1287 | 1288 | 1289 | 1290 | 1291 | 1292 | 1293 | 1294 | 1295 |
| 510 | 1296 | 1297 | 1298 | 1299 | 1300 | 1301 | 1302 | 1303 | 1304 | 1305 | 1306 | 1307 | 1308 | 1309 | 1310 | 1311 |
| 520 | 1312 | 1313 | 1314 | 1315 | 1316 | 1317 | 1318 | 1319 | 1320 | 1321 | 1322 | 1323 | 1324 | 1325 | 1326 | 1327 |
| 530 | 1328 | 1329 | 1330 | 1331 | 1332 | 1333 | 1334 | 1335 | 1336 | 1337 | 1338 | 1339 | 1340 | 1341 | 1342 | 1343 |
| 540 | 1344 | 1345 | 1346 | 1347 | 1348 | 1349 | 1350 | 1351 | 1352 | 1353 | 1354 | 1355 | 1356 | 1357 | 1358 | 1359 |
| 550. | 1360 | 1361 | 1362 | 1363 | 1364 | 1365 | 1366 | 1367 | 1368 | 1369 | 1370 | 1371 | 1372 | 1373 | 1374 | 1375 |
| 560 | 1376 | 1377 | 1378 | 1379 | 1380 | 1381 | 1382 | 1383 | 1384 | 1385 | 1388 | 1387 | 1388 | 1389 | 1390 | 1391 |
| 570 | 1392 | 1393 | 1394 | 1395 | 1396 | 1397 | 1398 | 1399 | 1400 | 1401 | 1402 | 1403 | 1404 | 1405 | 1406 | 1407 |
| 580 | 1408 | 1409 | 1410 | 1411 | 1412 | 1413 | 1414 | 1415 | 1416 | 1417 | 1418 | 1419 | 1420 | 1421 | 1422 | 1423 |
| 590 | 1424 | 1425 | 1426 | 1427 | 1428 | 1429 | 1430 | 1431 | 1432 | 1433 | 1434 | 1435 | 1436 | 1437 | 1438 | 1439 |
| 5AO | 1440 | 1441 | 1442 | 1443 | 1444 | 1445 | 1446 | 1447 | 1448 | 1449 | 1450 | 1451 | 1452 | 1453 | 1454 | 1455 |
| 580 | 1456 | 1457 | $1 / 158$ | 1459 | 1460 | 1461 | 1462 | 1463 | 1464 | 1465 | 1466 | 1467 | 1468 | 1469 | 1470 | 1471 |
| 5C0 | 1472 | 1473 | 1474 | 1475 | 1476 | 1477 | 1478 | 1479 | 1480 | 1481 | 1482 | 1483 | 1484 | 1485 | 1486 | 1487 |
| 500 | 1488 | 1489 | 1490 | 1491 | 1492 | 1493 | 1494 | 1495 | 1486 | 1497 | 1498 | 1499 | 1500 | 1501 | 1502 | 1503 |
| 5 50 | 1504 | 1505 | 1506 | $150 \%$ | 1508 | 1509 | 1510 | 1511 | 1512 | 1513 | 1514 | 1515 | 1516 | 1517 | 1518 | 1519 |
| 5FO | 1520 | 1521 | 1522 | 1523 | 1524 | 1525 | 1526 | 1527 | 1528 | 1529 | 1530 | 1531 | 1532 | 1533 | 1534 | 1535 |
| 600 | 1536 | 1537 | 1538 | 1539 | 1540 | 1541 | 1542 | 1543 | 1544 | 1545 | 1546 | 1547 | 1548 | 1549 | 1550 | 1551 |
| 610 | 1552 | 1553 | 1554 | 1555 | 1556 | 1557 | 1558 | 1559 | 1560 | 1561 | 1562 | 1563 | 1564 | 1565 | 1566 | 1567 |
| 620 | 1568 | 1569 | 1570 | 1571 | 1572 | 1573 | 1574 | 1575 | 1576 | 1577 | 1578 | 1579 | 1580 | 1581 | 1582 | 1583 |
| 630 | 1584 | 1585 | 1586 | 1587 | 1588 | 1589 | 1590 | 1591 | 1592 | 1593 | 1594 | 1595 | 1596 | 1597 | 1598 | 1599 |
| 640 | 1600 | 1601 | 1602 | 1603 | 1604 | 1605 | 1608 | 1607 | 1608 | 1609 | 1610 | 1611 | 1612 | 1613 | 1614 | 1615 |
| 650 | 1616 | 1617 | 1618 | 1619 | 1620 | 1621 | 1622 | 1623 | 1624 | 1625 | 1626 | 1627 | 1628 | 1629 | 1630 | 1631 |
| 660 | 1632 | 1633 | 1634 | 1635 | 1636 | 1637 | 1638 | 1639 | 1640 | 1641 | 1642 | 1643 | 1644 | 1645 | 1646 | 1647 |
| 670 | 1648 | 1649 | 1650 | 1651 | 1652 | 1653 | 1654 | 1655 | 1656 | 1657 | 1658 | 1659 | 1660 | 1661 | 1662 | 1663 |
| 680 | 1664 | 1665 | 1666 | 1667 | 1668 | 1669 | 1670 | 1671 | 1672 | 1673 | 1674 | 1675 | 1676 | 1677 | 1678 | 1679 |
| 690 | 1680 | 1681 | 1682 | 1683 | 1684 | 1685 | 1688 | 1687 | 1688 | 1689 | 1690 | 1691 | 1692 | 1693 | 1694 | 1695 |
| 640 | 1696 | 1697 | 1698 | 1699 | 1700 | 1701 | 1702 | 1703 | 1704 | 1705 | 1706 | 1707 | 1708 | 1709 | 1710 | 1711 |
| 680 | 1712 | 1713 | 1714 | 1715 | 1716 | 1717 | 1718 | 1719 | 1720 | 1721 | 1722 | 1723 | 1724 | 1725 | 1726 | 1727 |
| 6C0 | 1728 | 1729 | 1730 | 1731 | 1732 | 1733 | 1734 | 1735 | 1736 | 1737 | 1738 | 1739 | 1740 | 1741 | 1742 | 1743 |
| 600 | 1744 | 1745 | 1746 | 1747 | 1748 | 1749 | 1750 | 1751 | 1752 | 1753 | 1754 | 1755 | 1756 | 1757 | 1758 | 1759 |
| 6 EO | 1760 | 1761 | 1762 | 1763 | 1764 | 1765 | 1766 | 1767 | 1768 | 1769 | 1770 | 1771 | 1772 | 1773 | 1774 | 1775 |
| 650 | 1776 | 1777 | 1778 | 1779 | 1780 | 1781 | 1782 | 1783 | 1784 | 1785 | 1786 | 1787 | 1788 | 1789 | 179 | 1791 |

D-7

HEXADECIMAL-DECIMAL INTEGER CONVERSION (Cont.)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 700 | 1792 | 1793 | 1794 | 1795 | 1796 | 1797 | 1798 | 1799 | 1800 | 1801 | 1802 | 1803 | 1804 | 1805 | 1806 | 1807 |
| 710 | 1808 | 1809 | 1810 | 1811 | 1812 | 1813 | 1814 | 1815 | 1816 | 1817 | 1818 | 1819 | 1820 | 1821 | 1822 | 1823 |
| 720 | 1824 | 1825 | 1826 | 1827 | 1828 | 1829 | 1830 | 1831 | 1832 | 1833 | 1834 | 1835 | 1836 | 1837 | 1838 | 1839 |
| 730 | 1840 | 1841 | 1842 | 1843 | 1844 | 1845 | 1846 | 1847 | 1848 | 1849 | 1850 | 1851 | 1852 | 1853 | 1854 | 1855 |
| 740 | 1856 | 1857 | 1858 | 1859 | 1860 | 1881 | 1862 | 1863 | 1864 | 1865 | 1866 | 1867 | 1888 | 1869 | 1870 | 1871 |
| 750 | 1872 | 1873 | 1874 | 1875 | 1876 | 1877 | 1878 | 1879 | 1880 | 1881 | 1882 | 1883 | 1884 | 1885 | 1886 | 1887 |
| 760 | 1888 | 1889 | 1890 | 1891 | 1892 | 1893 | 1894 | 1895 | 1896 | 1897 | 1898 | 1899 | 1900 | 1901 | 1902 | 1903 |
| 770 | 1904 | 1905 | 1906 | 1907 | 1908 | 1909 | 1910 | 1911 | 1912 | 1913 | 1914 | 1915 | 1916 | 1917 | 1918 | 1919 |
| 780 | 1920 | 1921 | 1922 | 1923 | 1924 | 1925 | 1926 | 1927 | 1928 | 1929 | 1930 | 1931 | 1932 | 1933 | 1934 | 1935 |
| 790 | 1936 | 1937 | 1938 | 1939 | 1940 | 1941 | 1942 | 1943 | 1944 | 1945 | 1946 | 1947 | 1948 | 1949 | 1950 | 1951 |
| 7A0 | 1952 | 1953 | 1954 | 1955 | 1956 | 1957 | 1958 | 1959 | 1960 | 1961 | 1962 | 1963 | 1964 | 1965 | 1966 | 1967 |
| 7B0 | 1968 | 1969 | 1970 | 1971 | 1972 | 1973 | 1974 | 1975 | 1976 | 1977 | 1978 | 1979 | 1980 | 1981 | 1982 | 1983 |
| 7 CO | 1984 | 1985 | 1986 | 1987 | 1988 | 1989 | 1990 | 1991 | 1992 | 1993 | 1994 | 1995 | 1996 | 1997 | 1998 | 1999 |
| 700 | 2000 | 2001 | 2002 | 2003 | 2004 | 2005 | 2006 | 2007 | 2008 | 2009 | 2010 | 2011 | 2012 | 2013 | 2014 | 2015 |
| 7E0 | 2016 | 2017 | 2018 | 2019 | 2020 | 2021 | 2022 | 2023 | 2024 | 2025 | 2026 | 2027 | 2028 | 2029 | 2030 | 2031 |
| 7F0 | 2032 | 2033 | 2034 | 2035 | 2036 | 2037 | 2038 | 2039 | 2040 | 2041 | 2042 | 2043 | 2044 | 2045 | 2046 | 2047 |
| 800 | 2048 | 2049 | 2050 | 2051 | 2052 | 2053 | 2054 | 2055 | 2056 | 2057 | 2058 | 2059 | 2060 | 2061 | 2062 | 2063 |
| 810 | 2064 | 2085 | 2066 | 2067 | 2068 | 2069 | 2070 | 2071 | 2072 | 2073 | 2074 | 2075 | 2076 | 2077 | 2078 | 2079 |
| 820 | 2080 | 2081 | 2082 | 2083 | 2084 | 2085 | 2088 | 2087 | 2088 | 2089 | 2090 | 2091 | 2092 | 2093 | 2094 | 2095 |
| 830 | 2096 | 2097 | 2098 | 2099 | 2100 | 2101 | 2102 | 2103 | 2104 | 2105 | 2106 | 2107 | 2108 | 2109 | 2110 | 2111 |
| 840 | 2112 | 2113 | 2114 | 2115 | 2116 | 2117 | 2118 | 2119 | 2120 | 2121 | 2122 | 2123 | 2124 | 2125 | 2126 | 2127 |
| 850 | 2128 | 2129 | 2130 | 2131 | 2132 | 2133 | 2134 | 2135 | 2136 | 2137 | 2138 | 2139 | 2140 | 2141 | 2142 | 2143 |
| 860 | 2144 | 2145 | 2146 | 2147 | 2148 | 2149 | 2150 | 2151 | 2152 | 2153 | 2154 | 2155 | 2156 | 2157 | 2158 | 2159 |
| 870 | 2160. | 2161 | 2162 | 2163 | 2164 | 2165 | 2166 | 2167 | 2168 | 2169 | 2170 | 2171 | 2172 | 2173 | 2174 | 2175 |
| 880 | 2176 | 2177 | 2178 | 2179 | 2180 | 2181 | 2182 | 2183 | 2184 | 2185 | 2186 | 2187 | 2188 | 2189 | 2190 | 2191 |
| 890 | 2192 | 2193 | 2194 | 2195 | 2196 | 2197 | 2198 | 2199 | 2200 | 2201 | 2202 | 2203 | 2204 | 2205 | 2206 | 2207 |
| 8A0 | 2208 | 2209 | 2210 | 2211 | 2212 | 2213 | 2214 | 2215 | 2216 | 2217 | 2218 | 2219 | 2220 | 2221 | 2222 | 2223 |
| 880 | 2224 | 2225 | 2226 | 2227 | 2228 | 2229 | 2230 | 2231 | 2232 | 2233 | 2234 | 2235 | 2236 | 2237 | 2238 | 2239 |
| 8 C 0 | 2240 | 2241 | 2242 | 2243 | 2244 | 2245 | 2246 | 2247 | 2248 | 2249 | 2250 | 2251 | 2252 | 2253 | 2254 | 2255 |
| 800 | 2256 | 2257 | 2258 | 2259 | 2260 | 2261 | 2262 | 2263 | 2264 | 2265 | 2268 | 2267 | 2268 | 2269 | 2270 | 2271 |
| 8E0 | 2272 | 2273 | 2274 | 2275 | 2276 | 2277 | 2278 | 2279 | 2280 | 2281 | 2282 | 2283 | 2284 | 2285 | 2288 | 2287 |
| 8F0 | 2288 | 2289 | 2290 | 2291 | 2292 | 2293 | 2294 | 2295 | 2296 | 2297 | 2298 | 2299 | 2300 | 2301 | 2302 | 2303 |
| 900 | 2304 | 2305 | 2306 | 2307 | 2308 | 2309 | 2310 | 2311 | 2312 | 2313 | 2314 | 2315 | 2316 | 2317 | 2318 | 2319 |
| 910 | 2320 | 2321 | 2322 | 2323 | 2324 | 2325 | 2326 | 2327 | 2328 | 2329 | 2330 | 2331 | 2332 | 2333 | 2334 | 2335 |
| 920 | 2336 | 2337 | 2338 | 2339 | 2340 | 2341 | 2342 | 2343 | 2344 | 2345 | 2346 | 2347 | 2348 | 2349 | 2350 | 2351 |
| 930 | 2352 | 2353 | 2354 | 2355 | 2356 | 2357 | 2358 | 2359 | 2360 | 2361 | 2362 | 2363 | 2364 | 2365 | 2366 | 2367 |
| 940 | 2368 | 2369 | 2370 | 2371 | 2372 | 2373 | 2374 | 2375 | 2376 | 2377 | 2378 | 2379 | 2380 | 2381 | 2382 | 2383 |
| 950 | 2384 | 2385 | 2386 | 2387 | 2388 | 2389 | 2390 | 2391 | 2392 | 2393 | 2394 | 2395 | 2396 | 2397 | 2398 | 2399 |
| 960 | 2400 | 2401 | 2402 | 2403 | 2404 | 2405 | 2406 | 2407 | 2408 | 2409 | 2410 | 2411 | 2412 | 2413 | 2414 | 2415 |
| 970 | 2416 | 2417 | 2418 | 2419 | 2420 | 2421 | 2422 | 2423 | 2424 | 2425 | 2426 | 2427 | 2428 | 2429 | 2430 | 2431 |
| 980 | 2432 | 2433 | 2434 | 2435 | 2436 | 2437 | 2438 | 2439 | 2440 | 2441 | 2442 | 2443 | 2444 | 2445 | 2446 | 2447 |
| 990 | 2448 | 2449 | 2450 | 2451 | 2452 | 2453 | 2454 | 2455 | 2456 | 2457 | 2458 | 2459 | 2460 | 2461 | 2462 | 2463 |
| 9 AO | 2464 | 2465 | 2466 | 2467 | 2468 | 2469 | 2470 | 2471 | 2472 | 2473 | 2474 | 2475 | 2476 | 2477 | 2478 | 2479 |
| 980 | 2480 | 2481 | 2482 | 2483 | 2484 | 2485 | 2486 | 2487 | 2488 | 2489 | 2490 | 2491 | 2492 | 2493 | 2494 | 2495 |
| 90 | 2496 | 2497 | 2498 | 2499 | 2500 | 2501 | 2502 | 2503 | 2504 | 2505 | 2506 | 2507 | 2508 | 2509 | 2510 | 2511 |
| 900 | 2512 | 2513 | 2514 | 2515 | 2516 | 2517 | 2518 | 2519 | 2520 | 2521 | 2522 | 2523 | 2524 | 2525 | 2526 | 2527 |
| $9 E 0$ | 2528 | 2529 | 2530 | 2531 | 2532 | 2533 | 2534 | 2535 | 2536 | 2537 | 2538 | 2539 | 2540 | 2541 | 2542 | 2543 |
| 950 | 2544 | 2545 | 2546 | 2547 | 254 | 254 | 255 | 2551 | 25.52 | 2553 | 2554 | 2555 | 255 | 25 | 25 | 2559 |

HEXADECIMAL-DECIMAL INTEGER CONVERSION (Cont.)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | $F$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A00 | 2560 ${ }^{\circ}$ | 2561 | 2562 | 2563 | 2564 | 2565 | 2566 | 2567 | 2568 | 2569 | 2570 | 2571 | 2572 | 2573 | 2574 | 2575 |
| A 10 | 2576 | 2577 | 2578 | 2579 | 2580 | 2581 | 2582 | 2583 | 2584 | 2585 | 2586 | 2587 | 2588 | 2589 | 2590 | 2591 |
| A20 | 2592 | 2593 | 2594 | 2595 | 2596 | 2597 | 2598 | 2599 | 2600 | 2601 | 2602 | 2603 | 2604 | 2605 | 2606 | 2607 |
| A30 | 2608 | 2609 | 2610 | 2611 | 2 S 12 | 2613 | 2614 | 2615 | 2616 | 2617 | 2618 | 2619 | 2620 | 2621 | 2622 | 2623 |
| A40 | 2624 | 2625 | 2826 | 2627 | 2628 | 2629 | 2630 | 2631 | 2832 | 2633 | 2634 | 2635 | 2636 | 2637 | 2638 | 2639 |
| A50 | 2640 | 2641 | 2642 | 2643 | 2644 | 2645 | 2646 | 2647 | 2648 | 2649 | 2650 | 2651 | 2652 | 2653 | 2654 | 2655 |
| A60 | 2656 | 2657 | 2658 | 2659 | 2660 | 2661 | 2662 | 2663 | 2664 | 2665 | 2666 | 2667 | 2668 | 2669 | 2670 | 2671 |
| A70 | 2672 | 2673 | 2674 | 2675 | 2676 | 2677 | 2678 | 2679 | 2680 | 2681 | 2682 | 2683 | 2684 | 2685 | 2686 | 2687 |
| A80 | 2688 | 2689 | 2690 | 2691 | 2692 | 2693 | 2694 | 2695 | 2696 | 2697 | 2698 | 2699 | 2700 | 2701 | 2702 | 2703 |
| A90 | 2704 | 2705 | 2706 | 2707 | 2708 | 2709 | 2710 | 2711 | 2712 | 2713 | 2714 | 2715 | 2716 | 2717 | 2718 | 2719 |
| AAO | 2720 | 2721 | 2722 | 2723 | 2724 | 2725 | 2726 | 2727 | 2728 | 2729 | 2730 | 2731 | 2732 | 2733 | 2734 | 2735 |
| $A B 0$. | 2736 | 2737 | 2738 | 2739 | 2740 | 2741 | 2742 | 2743 | 2744 | 2745 | 2746 | 2747 | 2748 | 2749 | 2750 | 2751 |
| ACO | 2752 | 2753 | 2754 | 2755 | 2756 | 2757 | 2758 | 2759 | 2760 | 2761 | 2762 | 2763 | 2764 | 2765 | 2766 | 2767 |
| ADO | 2768 | 2769 | 2770 | 2771 | 2772 | 2773 | 2774 | 2775 | 2776 | 2777 | 2778 | 2779 | 2780 | 2781 | 2782 | 2783 |
| AEO | 2784 | 2785 | 2786 | 2787 | 2788 | 2789 | 2790 | 2791 | 2792 | 2793 | 2794 | 2795 | 2796 | 2797 | 2798 | 2799 |
| AFO | 2800 | 2801 | 2802 | 2803 | 2804 | 2805 | 2806 | 2807 | 2808 | 2809 | 2810 | 2811 | 2812 | 2813 | 2814 | 2815 |
| B00 | 2816 | 2817 | 2818 | 2819 | 2820 | 2821 | 2822 | 2823 | 2824 | 2825 | 2826 | 2827 | 2828 | 2829 | 2830 | 2831 |
| 810 | 2832 | 2833 | 2834 | 2835 | 2836 | 2837 | 2838 | 2839 | 2840 | 2841 | 2842 | 2843 | 2844 | 2845 | 2846 | 2847 |
| B20 | 2848 | 2849 | 2850 | 2851 | 2852 | 2853 | 2854 | 2855 | 2856 | 2857 | 2858 | 2859 | 2860 | 2861 | 2862 | 2883 |
| B30 | 2854 | 2865 | 2856 | 2887 | 2868 | 2869 | 2870 | 2871 | $2872$ | 2873 | 2874 | 2875 | 2876 | 2877 | 2878 | 2879 |
| 840 | 2880 | 2881 | 2882 | 2883 | 2884 | 2885 | 2886 | 2887 | 2888 | 2889 | 2890 | 2891 | 2892 | 2893 | 2894 | 2895 |
| B50 | 2896 | 2897 | 2898 | 2899 | 2900 | 2901 | 2902 | 2903 | 2904 | 2905 | 2906 | 2907 | 2908 | 2909 | 2910 | 2911 |
| 860 | 2912 | 2913 | 2914 | 2915 | 2916 | 2917 | 2918 | 2919 | 2920 | 2921 | 2922 | 2923 | 2924 | 2925 | 2926 | 2927 |
| 870 | 2928 | 2929 | 2930 | 2931 | 2932 | 2933 | 2934 | 2935 | 2936 | 2937 | 2938 | 2939 | 2940 | 2941 | 2942 | 2943 |
| B80 | 2944 | 2945 | 2946 | 2947 | 2948 | 2949 | 2950 | 2951 | 2952 | 2953 | 2954 | 2955 | 2956 | 2957 | 2958 | 2959 |
| 890 | 2960 | 2961 | 2962 | 2963 | 2964 | 2965 | 2966 | 2967 | 2968 | 2969 | 2970 | 2971 | 2972 | 2973 | 2974 | 2975 |
| BAO | 2976 | 2977 | 2978 | 2979 | 2980 | 2981 | 2982 | 2983 | 2984 | 2985 | 2986 | 2987 | 2988 | 2989 | 2990 | 2991 |
| B80 | 2992 | 2993 | 2994 | 2995 | 2996 | 2997 | 2998 | 2999 | 3000 | 3001 | 3002 | 3003 | 3004 | 3005 | 3006 | 3007 |
| BCO | 3008 | 3009 | 3010 | 3011 | 3012 | 3013 | 3014 | 3015 | 3016 | 3017 | 3018 | 3019 | 3020 | 3021 | 3022 | 3023 |
| BDO | 3024 | 3025 | 3026 | 3027 | 3028 | 3029 | 3030 | 3031 | 3032 | 3033 | 3034 | 3035 | 3036 | 3037 | 3038 | 3039 |
| BEO | 3040 | 3041 | 3042 | 3043 | 3044 | 3045 | 3046 | 3047 | 3048 | 3049 | 3050 | 3051 | 3052 | 3053 | 3054 | 3055 |
| BFO | 3056 | 3057 | 3058 | 3059 | 3060 | 3061 | 3062 | 3063 | 3064 | 3065 | 3086 | 3067 | 3068 | 3069 | 3070 | 3071 |
| C00 | 3072 | 3073 | 3074 | 3075 | 3076 | 3077 | 3078 | 3079 | 3080 | 3081 | 3082 | 3083 | 3084 | 3085 | 3086 | 3087 |
| C10 | 3088 | 3089 | 3090 | 3091 | 3092 | 3093 | 3094 | 3095 | 3096 | 3097 | 3098 | 3099 | 3100 | 3101 | 3102 | 3103 |
| C20 | 3104 | 3105 | 3106 | 3107 | 3108 | 3109 | 3110 | 3111 | 3112 | 3113 | 3114 | 3115 | 3116 | 3117 | 3118 | 3119 |
| C30 | 3120 | 3121 | 3122 | 3123 | 3124 | 3125 | 3126 | 3127 | 3128 | 3129 | 3130 | 3131 | 3132 . | 3133 | 3134 | 3135 |
| C40 | 3136 | 3137 | 3138 | 3139 | 3140 | 3141 | 3142 | 3143 | 3144 | 3145 | 3146 | 3147 | 3148 | 3149 | 3150 | 3151 |
| C50 | 3152 | 3153 | 3154 | 3155 | 3156 | 3157 | 3158 | 3159 | 3160 | $316 i$ | 3162 | 3163 | 3164 | 3165 | 3166 | 3167 |
| C60 | 3168 | 3169 | 3170 | 3171 | 3172 | 3173 | 3174 | 3175 | 3176 | 3177 | 3178 | 3179 | 3180 | 3181 | 3182 | 3183 |
| C70 | 3184 | 3185 | 3186 | 3187 | 3188 | 3189 | 3190 | 3191. | 3192 | 3193 | 3194 | 3195 | 3196 | 3197 | 3198 | 3199 |
| C80 | 3200 | 3201 | * 3202 | 3203 | 3204 | 3205 | 3206 | 3207 | 3208 | 3209 | 3210 | 3211 | 3212 | 3213 | 3214 | 3215 |
| C90 | 3216 | 3217 | 3218 | 3219 | 3220 | 3221 | 3222 | 3223 | 3224 | 3225 | 3226 | 3227 | 3228 | 3229 | 3230 | 3231 |
| CAO | 3232 | 3233 | 3234 | 3235 | 3236 | 3237 | 3238 | 3239 | 3240 | 3241 | 3242 | 3243 | 3244 | 3245 | 3246 | 3247 |
| CBO | 3248 | 3249 | 3250 | 3251 | 3252 | 3253 | 3254 | . 3255 | 3256 | 3257 | 3258 | 3259 | 3260 | 3261 | 3262 | 3263 |
| CC0 | 3264 | 3265 | 3266 | 3267 | 3268 | 3269 | 3270 | 3271 | 3272 | 3273 | 3274 | 3275 | 3276 | 3277 | 3278 | 3279 |
| CDO | 3280 | 3281 | 3282 | 3283 | 3284 | 3285 | 3286 | 3287 | 3288 | 3289 | 3290 | 3291 | 3292 | 3283 | 3294 | 3295 |
| CEO | 3296 | 3297 | 3298 | 3299 | 3300 | 3301 | 3302 | 3303 | 3304 | 3305 | 3306 | 3307 | 3308 | 3309 | 3310 | 3311 |
| CFO | 3312 | 3313 | 3314 | 3315 | 3316 | 3317 | 3318 | 3319 | 3320 | 3321 | 3322 | 3323 | 3324 | 3325 | 3326 | 3327 |

HEXADECIMAL-DECIMAL INTEGER CONVERSION (Cont.)

|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | $\theta$ | 9 | A | 8 | C | 0 | E | F |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D00 | 3328 | 3329 | 3330 | 3331 | 3332 | 3333 | 3334 | 3335 | 3336 | 3337 | 3338 | 3339 | 3340 | 3341 | 3342 | 3343 |
| 010 | 3344 | 3345 | 3346 | 3347 | 3348 | 3349 | 3350 | 3351 | 3352 | 3353 | 3354 | 3355 | 3356 | . 3357 | 3358 | 3359 |
| D20 | 3360 | 3361 | 3362 | 3363 | 3364 | 3365 | 3366 | 3367 | 3368 | 3369 | 3370 | 3371 | 3372 | 3373 | 3374 | 3375 |
| D30 | 3376 | 3377 | 3378 | 3379 | 3380 | 3381 | 3382 | 3383 | 3384 | 3385 | 3386 | 3387 | 3388 | 3389 | 3390 | 3391 |
| D40 | 3392 | 3393 | 3394 | 3395 | 3396 | 3397 | 3398 | 3399 | 3400 | 3401 | 3402 | 3403 | 3404 | 3405 | 3406 | 3407 |
| D50 | 3408 | 3409 | 3410 | 3411 | 3412 | 3413 | 3414 | 3415 | 3416 | 3417 | 3418 | 3419 | 3420 | 3421 | 3422 | 3423 |
| D60 | 3424 | 3425 | 3426 | 3427 | 3428 | 3429 | 3430 | 3431 | 3432 | 3433 | 3434 | 3435 | 3436 | 3437 | 3438 | 3439 |
| D70 | 3440 | 3441 | 3442 | 3443 | 3444 | 3445 | 3446 | 3447 | 3448 | 3449 | 3450 | 3451 | 3452 | 3453 | 3454 | 3455 |
| D80 | 3456 | 3457 | 3458 | 3459 | 3460 | 3461 | 3462 | 3463 | 3464 | 3465 | 3466 | 3467 | 3468 | 3469 | 3470 | 3471 |
| D90 | 3472 | 3473 | 3474 | 3475 | 3476 | 3477 | 3478 | 3479 | 3480 | 3481 | 3482 | 3483 | 3484 | 3485 | 3486 | 3487 |
| DAO | 3488 | 3489 | 3490 | 3491 | 3492 | 3493 | 3494 | 3495 | 3496 | 3497 | 3498 | 3499 | 3500 | 3501 | 3502 | 3503 |
| DBO | 3504 | 3505 | 3506 | 3507 | 3508 | 3509 | 3510 | 3511 | 3512 | 3513 | 3514 | 35.15 | 3516 | 3517 | 3518 | 3519 |
| DCO | 3520 | 3521 | 3522 | 3523 | 3524 | 3525 | 3526 | 3527 | 3528 | 3529 | 3530 | 3531 | 3532 | 3533 | 3534 | 3535 |
| DDO | 3536 | 3537 | 3538 | -3539 | 3540 | 3541 | 3542 | 3543 | 3544 | 3545 | 3548 | 3547 | 3548 | 3549 | 3550 | 3551 |
| DEO | 3552 | 3553 | 3554 | 3555 | 3556 | 3557 | 3558 | 3559 | 3560 | 3561 | 3562 | 3563 | 3568 | 3565 | 3566 | 3567 |
| DFO | 3568 | 3569 | 3570 | 3571 | 3572 | 3573 | 3574 | 3575 | 3576 | 3577 | 3578 | 3579 | 3580 | 3581 | 3582 | 3583 |
| E00 | 3584 | 3585 | 3586 | 3587 | 3588 | 3589 | 3590 | 3591 | 3592 | 3593 | 3594 | 3595 | 3598 | 3597 | 3598 | 3599 |
| E10 | 3600. | 3601 | 3602 | 3603 | 3604 | 3605 | 3606 | 3607 | 3608 | 3609 | 3610 | 3611 | 3612 | 3613 | 3614 | 3615 |
| E20 | 3616 | 3617 | 3618 | 3619 | 3620 | 3621 | 3622 | 3623 | 3624 | 3625 | 3626 | 3627 | 3628 | 3629 | 3630 | 3631 |
| E30 | 3632 | 3633 | 3534 | 3635 | 3636 | 3637 | 3638 | 3639 | 3640 | 3641 | 3642 | 3643 | 3644 | 3645 | 3646 | 3647 |
| E40 | 3648 | 3649 | 3650 | 3651 | 3652 | 3653 | 3654 | 3655 | 3656 | 3657 | 3658 | 3659 | 3660 | 3661 | 3662 | 3663 |
| E50 | 3664 | 3665 | 3666 | 3667 | 3668 | 3669 | 3670 | 3671 | 3672 | 3673 | 3674 | 3675 | 3676 | 3677 | 3678 | 3679 |
| E60 | 3680 | 3681 | 3682 | 3683 | 3684 | 3685 | 3686 | 3687 | 3688 | 3689 | 3690 | 3691 | 3692 | 3693 | 3694 | 3695 |
| E70 | 3696 | 3697 | 3698 | 3699 | 3700 | 3701 | 3702 | 3703 | 3704 | 3705 | 3706 | 3707 | 3708 | 3709 | 3710 | 3711 |
| E80 | 3712 | 3713 | 3714 | 3715 | 3716 | 3717 | 3718 | 3719 | 3720 | 3721 | 3722 | 3723 | 3724 | 3725 | 3726 | 3727 |
| E90 | 3728 | 3729 | 3730 | 3731 | 3732 | 3733 | 3734 | 3735 | 3736 | 3737 | 3738 | 3739 | 3740 | 3741 | 3742 | 3743 |
| EAO | 3744 | 3745 | 3746 | 3747 | 3748 | 3749 | 3750 | 3751 | 3752 | 3753 | 3754 | 3755 | 3756 | 3757 | 3758 | 3759 |
| EBO | 3760 | 3761 | 3762 | 3763 | 3764 | 3765 | 3760 | 3767 | 3768 | 3769 | 3770 | 3771 | 3772 | 3773 | 3774 | 3775 |
| ECO | 3776 | 3777 | 3778 | 3779 | 3780 | 3781 | 3782 | 3783 | 3784 | 3785 | 3786 | 3787 | 3788 | 3789 | 3790 | 3791 |
| EDO | 3792 | 3793 | 3794 | 3795 | 3796 | 3797 | 3798 | 3799 | 3800 | 3801 | 3802 | 3803 | 3804 | 3805 | 3806 | 3807 |
| EEO | 3808 | 3809 | 3810 | 3811 | 3812 | 3813 | 3814 | 3815 | 3816 | 3817 | 3818 | 3819 | 3820 | 3821 | 3822 | 3823 |
| EFO | 3824 | 3825 | 3826 | 3827 | 3828 | 3829 | 3830 | 3831 | 3832 | 3833 | 3834 | 3835 | 3836 | 3837 | 3838 | 3839 |
| F00 | 3840 | 3841 | 3842 | 3843 | 3844 | 3845 | 3846 | 3847 | 3848 | 3849 | 3850 | 3851 | 3852 | 3853 | 3854 | 3855 |
| F10 | 3856 | 3857 | 3858 | 3859 | 3860 | 3861 | 3862 | 3863 | 3864 | 3865 | 3866 | 3887 | 3868 | 3869 | 3870 | 3871 |
| F20 | 3872 | 3873 | 3874 | 3875 | 3876 | 3877 | 3878 | 3879 | 3880 | 3881 | 3882 | 3883 | 3884 | 3885 | 3886 | 3887 |
| F30 | 3888 | 3889 | 3890 | 3891 | 3892 | 3893 | 3894 | 3895 | 3896 | 3897 | 3898 | 3899 | 3900 | 3901 | 3902 | 3903 |
| F40 | 3904 | 3905 | 3908 | 3907 | 3908 | 3909 | 3910 | 3911 | 3912 | 3913 | 3914 | 3915 | 3916 | 3917 | 3918 | 3919 |
| F50 | 3920 | 3921 | 3922 | 3923 | 3924 | 3975 | 3926 | 3927 | 3928 | 3929 | 3930 | 3931 | 3932 | 3933 | 3934 | 3935 |
| F60 | 3936 | 3937 | 3938 | 3939 | 3940 | 3941 | 3942 | 3943 | 3944 | 3945 | 3946 | 3947 | 3948 | 3949 | 3950 | 3951 |
| F70 | 3952 | 3953 | 3954 | 3955 | 3956 | 3957 | 3958 | 3959 | 3960 | 3961 | 3962 | 3963 | 3964 | 3965 | 3966 | 3967 |
| F80 | 3968 | 3969 | 3970 | 3971 | 3972 | 3973 | 3974 | 3975 | 3976 | 3977 | 3978 | 3979 | 3980 | 3981 | 3982 | 3983 |
| F90 | 3984 | 3985 | 3986 | 3987 | 3988 | 3989 | 3990 | 3991 | 3992 | 3993 | 3994 | 3995 | 3996 | 3997 | 3998 | 3999 |
| faO | 4000 | 4001 | 4002 | 4003 | 4004 | 4005 | 4008 | 4007 | 4008 | 4009 | 4010 | 4011 | 4012 | 4013 | 4014 | 4015 |
| F 80 | 4016 | 4017 | 4018 | 4019 | 4020 | 4021 | 4022 | 4023 | 4024 | 4025 | 4026 | 4027 | 4028 | 4029 | 4030 | 4031 |
| FCO | 4032 | 4033 | 4034 | 4035 | 4036 | 4037 | 4038 | 4039 | 4040 | 4041 | 4042 | 4043 | 4044 | 4045 | 4048 | 4047 |
| FDO | 4048 | 4049 | 4050 | 4051 | 4052 | 4053 | 4054 | 4055 | 4056 | 4057 | 4058 | 4059 | 4060 | 4081 | 4062 | 4063 |
| FEO | 4054 | 4055 | 40ss | 4067 | 4068 | 4059 | 4070 | 4071 | 4072 | 4073 | 4074 | 4075 | 4076 | 4077 | 4078 | 4079 |
| FFO | 4080 | 4081 | 4082 | 4083 | 4084 | 4085 | 4086 | 4087 | 4088 | 4089 | 4090 | 4091 | 40Y\% | 4093 | 4094 | 4095 |

## intel ${ }^{\circ}$

West: 17291 Irvine Blvd., Suite 262/(714)838-1126, TWX: 910-595-1114/Tustin, California 92680
Mid-America: 800 Southgate Office Plaza/501 West 78th St./(612)835-6722, TWX: 910-576-2867/Bloomington, Minnesota 55437
Northeast: 2 Militia Drive, Suite 4/(617)861-1136, Telex: 92-3493/Lexington, Massachusetts 02173
Mid-Atlantic: 21 Bala Avenue/(215)664-6636/Bala Cynwyd, Pennsylvania 19004
Europe: Intel Office/Vester Farimagsgade 7/45-1-11 5644, Telex: 19567/DK 1606 Copenhagen V

